ACC SHELL
ELF D- 4 ( # GNU 31el-KnƷER P\
Í& P\Í& P\fÍ P\R uÉ' SË[xЍSȉ[Í ' ЋIxQÐЋIxQfSXx St fQxu[Í WVSxxӸWt3 ut fut1& 39u[^_Í& ' WVSt7t& p\ utp\f ut1p\ : 9u[^_Ð& WVSxxӸWuf~xȃutv Vxffut1 Vx;9u[^_Í& ' WVSt7t& X\ ˃utX\f fut1p\ :9u[^_É' Í& ' 1Í& \$t$|$ = @ tr=
@ tCt/D$D$ $ \$t$|$ @ 1䍶 1ɀS,붋B
S,ك { tcɀ ɉ1S, @Jع D S,ع C S,1ɉغA S, A S, @ 뒅 D|$ D$D$ $ 7D$ $8 % h@u& UWVSÃ q" VҺ) DD$ FD$$X D${$Nt } C$ b k FǃD < FCx C\ C` H F C( C$C, C4 C< CD0 CL0 CP@ CT 1C\F < D$ T$S$ D$C $ T$STD$T$ C$ P @$ C$ڃ`1 [^_]Ðt& C(C$C,P C4p C< CD CL CP ҉Sx4 1ɸ D$ D$0 $ D$ < D$ D$C$ D$CxD$ FD$$ D$C$ P @$ t&
ǃ8 $ C$ [^_]Í& C$ǃ8 C, C4 C< CD0 CL0 CP@ CX 1ҹ C`tSSXD$$l T$C$ CT $ C$$( C$Cx$ D$C$$ $ $ C$u$` C$W$ C$9 UWVk\StT$T D$4U kD$T\l$4 D$h D$4 @ L$4 T$4D$H T$L) @PD$< t kD$T\ !u D$T V0VHk\$T\ & T$TD$lD$pD$hk\ ,.D$Xv L$4 V8
D$0V8؍
V89 n 9\$8 G1 u{|$h xtkD$T\ te ~ V,L$l V0VH~] V,L$p V0VHkD$T\DŽ & t[^_]ËD$02 t 19\$0T$4t~t
9\$0učt& t V@0 )ȉD$8V@+0 V@+0 9t ؋D$8) +D$8f D$0tG1t, ( )ȉD$0D$0L$<_ G0 9\$8 |$X tq ug P ~~ V,L$l V0VH~> V,L$p V0VHf Dž DŽX D$4D$( L$LT$H
T$< )T$DL$PL$<;T$0L$@~L$0L$@)L$D L$DT$PVPD$@L$LT$D T$<9\$4 V0VHtKG1 T$Ht6T$HL$4ɋ@PD$<nG1 _v L$HL$4u D$4d L$H@PD$<
"t& G1 O 0v ( t& ( k& $ t& t& t[^_]Í& W0
T$(5kD$T\ [D$< V, V,} e
VP )D$0G0
G0@ D$H T$L%G1 V0|$h 1L$T ȉV0*F \$T$ T$,D$D$ $\ T$,F \$T$ T$,D$D$ $0 T$,; V0VH1ɺ V,ǃ V, V,^D$ $ T$TD$hD$ $ T$D$ L$hD$TD$ $ L$ D$|$( > 9 T$ T$8DL$0D$$D$D\$T$L$D$ D$TD$ $D D$ F D$U WVSӃL$D$ 5 >tK1 t& @t#V`BT俉BT t~t^ uƅ 3 S`BT@BT{t? T$ [^_]f < u 뢐5 >t|f @t
uE= uv tH 1Ut U`BT@BT- D$ D$ $| $v 4\$C $ D$$D 8 D$ $ D$$b T$$L ,l$E $ D$ % $, fSÃ 2 K~1҉K~S,XA K~1҉K~S,XA @tRC`tK K`¸ KATAT%m
AT C$tP @$ C\tC`tSxu6ChtC$tC$1҃` u>[Ív 1ɸ $ D$ D$ $ D$ $ 묋C D$ $ D$T$ D$D$ $ T$ t& % \$t$|$ @= tA\ d \ du8 jBu\$t$|$ 1ډ$$߉% @5 t>ٺ >uX 듐 t$Ήl$Ÿ\$ |$Ywٿ L
<u\$ t$|$l$ Ðt& t}t
\k\ŋ t8j0Ʌɸur0BDž V t&1늉\$D$ $ hD$ $ 1M& ' UWVSÃ< \$(1D$0 t& D$( D$4 T$(
D$4@1 H D$(1T$( ЉD$,D$0D$8t& t$84 ʺ S0 ̉S0؉ʺ
S0 S8 ƉS8f ' Ձ
fHf t MD$,4? S8 ʼnS8f % fHf t ҀJT$, T$( tEt& D$0D$(\|$0 + t @ȉS0<[^_]fǂ 1ɺ f$ @ @ @ D$( D$, t$,uo uV1u6uD$4 D$4f tffT$$l$$0 T$$BՉT$T$$$0 T$$B D$ BD$ BD$BD$B D$BD$ BD$$ D$&D$ $ ]T$0D$ $ T$D$ $6 ' @\$ Ӊt$Ɖ|$u^1ɺ $tZ G G ? \$ t$|$L$D$ $P 눋\$ t$|$Í UWVSk\hT$T ҉T$LD$8 t$8^ L$8 @l D$8 L$< L$T1D$X D$D D$4 !D$HkD$T\L$`D$@B D$\T$P tT$@ ! L$H S0SHL$@ t$85 S8 S89 fL$LA1 = T$<1xT u + 9NkLՋL$<)EP 1 kD$T\ D$LT$<*t& h[^_]ú
S8D$D S@+0 t& S@+0 9t غ S@0 )ȋL$8)ʼnD$4W 1;|$DŅ dT$< T$@ DŽX D$8 T$<PP;T$P+ sL;|$D S0SHT$<PPw 1t& | tD$ $ T$<fD$L@1 t& ( t& d VL$` S0QD$L@1 fv L$<1FP v|1 l$8 D$8D$<0D$X5h[^_]ËD$\1ɺ $ L$< (1ɺ $ T$< nP L$dT$d1҉'T$LB0@L$LꀉT$< D$L 1ع S0SHC T$4l$ D$ T$D$$\ C |$t$ D$ D$$ 1ɺ $q T$< L$8MPʉL$0L$0T$81҉C 1D$ $ D$L$<9hP $ C D$ $ D$L$<T$<d PP[ |$ t$l$;|$DT$(T$DD$ EL$XD$ D$TT$$$4 L$,L$4D$ C L$D$C D$ $ D$L$<D$< D$ $m D$< D$ $ T$<*1vD$< D$ $ T$<21D$TL$4t$|$D$ C L$D$ $ D$ $ D$Cv UWVSӍRȃ҉V8\$ D$ {D$$k\D T$utbk$\
tMT$t
D$ t D$ rcD${t T$ r/tT$ s
F0@
e[^_]Ít& D$ @tċ$y븍& F0@t$1ɺ U0UHwfT$ @W$M1ɺ U0UH7& $
Yt& WVS { x @ k\DŽ3 _ 1ɺ $ts @ C G W$tK[^_ x @x x c & [^_Ð @ w⋇ $ t& G uk\DŽ3 [^_Ðt& k\43 dž S, 0 S,d 0 S,LJ 8x t; f 6 ɃS0SH S0SH u O tM1ɺ $t/ @ F G W$t x [^_fk\DŽ3 O \1ɺ $: @ @ D$ C D$@ $T D$ S, 0 S, W 1ɺ $ @ [^_ 苇 ۋ D$@ $4 D$@ $ D$ D$@ $ D$ D$ C D$@ $x D$^
,\$ Ét$ J։|$$l$( B= Z = = t\$ t$ |$$l$(,Ðt& { D$ N k \ W, 0 W,d 0 W,a 0 W,ǃ < t& BP5 L$D$D$L$ 1q 1ɺ W,WDT$D$` $ { D$ tǃ ǃ tǃ T$1 RŅ؍ ܍t& k \ W, @ 0 W,ǃ & Wy @C D$ $ D$ T$D$GD$ k \ D$ $ D$)GD$ k \ D$ $ D$'D$ $ %v UWVSÃ T$D$ & l$D$\|$ i tD$t S0 0 S8Ɛ0 S88t @h ݐt& @ G 9Ɖ @+ D$ D$ $ D$ ! Gq t GSfD$ S0SH S0SHLJ 3 @u [^_]Ë t u u^1ɉ; u un11҃ [^_] t$ T$D$D$ $ T$DC D$ $, D$ D${C D$ $P D$ D$k UWVSÃ$ T$k\ D$ ~ D$ ;C* 2 T$z k\DŽ D$
Z ЉT$ŋD$ t T$ǂ {/ @ wk\ D$ tP T k\D$43dž D$ D$ D$Ńk\ tK k\D$ǃ D$ŋD$ B D$D$
$[^_]Í Ƅ
D$f @ l$1v t@ ǃ \ u/t& k\ # t/5 7 ډ;
1҉; ǃ 1҉c )|$ T$D$` $ D$ T$D$D$` $x =C D$ $, D$ D$D$D$` $/ bD$` $e T$ D$` $ T$|$ T$D$` $ D$T$ t$ T$D$` $ D$T$ T$ pD$ D$` $K D$C D$ $P D$ D$C D$ $P D$ D$t& UWVSX L D$$T$(Ѐ lj
ɉ , $ G8 G0 T$(D$$G4 G p) T$, k\ T$8T$(D$$G( ǀ W8" kD$,\1T$$ GLD$0v
( Ѐ ȉL$L$ÉD$ T$,
@ T$ ȺЀ L$L$D$
ɉD$4 D$ ET T$ s,SL C C(@ D$$s T$0CHGLXS _L] D$(EK,\ȃT<9w8 T$( ZtC T$$ } D$$T$( t1 kD$8\T$$ h ҡ uwT$$B \$\$D $D$ T$D$ D$ ًD$$P$`Å D$$ X[^_]Ít& } kD$8\T$$ h ҋT$$Bd \$\$D $D$ D$ D$ 1҉ÅqD$$T$(Ƅ
X[^_]D$P $s ػ2D$P $ % @ ҉T$ t8D$4T$ 5 D$Ѐ $T$4D$ D$ D$4u% @ D$<t:T$@D$4 T$ D$Ѐ $5 T$@D$<T$<҉T$@uK \$ D$P $
D$ZD$ \$$ D$ \$ D$P $ D$X \$ D$P $ D$ \$$8 D$% @5 t!D$Ѐ $ $4 > u=& UWVSD L D$T$(Ѐ ʼn
ɉ $ , MLE0 E4 D$E p) T$E( |$L$ L Ѓ E8L L k\T$ ǂ ǂ t& L$L 9
( Ѐ ȉL$L$É ҉D$
@ Ѐ ȉL$L$D$ D$$ L$ ɉH t s,sL C C(@ D$s T$ CHELXS ]L LJ K,ȃT<\ tBD$(X T$kL \ h ҡ t3 q L$kL \ h ҡ t3
T$kL \ h ҡ t3 L$kL \ h ҡ t3 E T$kL \ h ҡ : T$
t( : T$ 0 L$ kL \ \$0 $D$ D$ D$ L$Q$ك` D$UD[^_]Ív L$kL \ h
ҡ B L$ T$kL \DŽ t& D$ƀ
D[^_]D$U $ D$U $s ػ% @ t3t$$މËD$ D$Ѐ $*; ; uۉt$$% @ t5t$,މËT$$ g; D$Ѐ $T$ ; uىt$,y D$ D$U $X D$ D$ D$U $|
D$% @5 t!D$Ѐ $ $0: > u D$ D$U $ D$ D$ D$U $ D$ D$ D$U $ D$ D$ D$D$U T$ $ D$ D$U $t D$ D$ D$U $D D$ D$ D$U $ D$* D$ D$U $
D$ D$ D$U $
D$b$T
4& \$Ét$|$l$ vO \$t$|$l$ f 4 u k 1t1ɺ $t @ G C S$jv [v ~w ; tǃ ǃ tǃ t 11 { 11ɺ $n @ t& ~ jD$ $ Q ~ 1fk \ V, @ 0 V, @Wk \ # ! 1ɉ k \ V, 0 V,d 0 V, k \ V, 0 V,d 0 V,c 0 V,;5 B 11҉%T$D$ $ 7F D$ $, D$ D$D$ $
D$ $ F D$ $P D$ D$P& UWVS$ @ = @ v- @ džD < S 11 f k\ t, {Åۍ t9t@ u uÉ 9D tD! V0Nx @ Qf؉ V0D $[^_]Ã $[^_]Í& 1ҍD$ k\ V y 1Ƀۍ 6 9f @ у f1ҍD$ k\ f y 1Ƀۍ F 9 - @ у u " 11 ,H u9D 0ɺA V, V,NxtQ X f︫ V, A V, V,NxtQ X f V, V, A V,Nxt%Q X fЉЉ Љ1ɺA V, V,1ɺA V, V,NxtQ X f︫ V, A V, V,NxtQ X f 1V, A V, V,Vx: V,1ɉA V,8 D f t& kL \ t. x D$ D$ \$ \$9D ˉA V0D $[^_]Ív {L$1T$ɉ1|$\$׃ 9D "C V0A L$ V0D $[^_]Ít& \$ 1ҋ|$1Ʌ1Ƀ|$ 1|$ |$ |$ 9D pٺC V0ٺA V0D G t&
t& 3t& #t& t& V,^x X Sf1ɉú V, ;t& @ D$ D$ ہ \$ l$D$ $ SUWVSÃ A { 1\
tк tŋ x u @t D$ $g D$lt& {R tP
P w< uS [^_]ÀT B ǃP T S,T @ S,< t [^_] Ƌ t/ V 5 S, t" 4 ع 5 S, t( 5 S,1ɺ1 S,ǃ {x
kL \ < @ q + S8L k\ % 1``% k\0 S,4 kL \ S,kL \DŽ $ S8<' p kL \DŽ 1 S,Q% S8 ! L k\ k\ $ S8 ! L k\ k\ , S8 !< L k\ k\, ؿ S8! L k\ k\ $ S8@ ! L k\ k\ ``f k\DŽ `` t؋C D$ $t
D$L 뵹 ! QL $ 5L L k\ 7 L L k\ L L k\ L L $ S8<' uukL \DŽ 2L K L .C D$ $(
D$L 8C D$ $
D$kC D$ $L
D$pC D$ $
D$L $$ $6 $J 0҉t$$։\$ |$(l$, @tE V`fZL¸ u#1\$ t$$|$(l$,0Í V8 ljV8u6tF uF@uU 뜍 F ~tЉot V,@t V8" t
~ t upa P KD$ $ 2 V81& sډt& 뇍& 1ɋ \kL \$ D$V8 @t| t V8T$\$Él$ t& @ Ӻ V89uډ\$ l$ V8T$ @u~ @m t+ U 1ɉ\8;5 , 11҉3$
19T$ D$ $
D$ F D$T T$T$D$ D$ $ T$F D$ $, D$ D$0F D$ $P D$ D$2WVSÃ - t C}ȈC}S,XA < ލ to\9uC t C ? CB C ; t# uX [^_ÉHN D$ $\ 6@ D$ $8 D$D$ $ D$ $ aD$ $ $D$D$ $ C Sù S,[Í& ' Sù S,[Í& ' $1ۉt$Ɖ|$@xׅt6 V,^x<f% f XSf1ɉú V,؋t$ $|$ Í& ' SXxt+f% f XSfɉȉ Љ [Ít& ' SʺA S,[VSʺA S, S,Kxt&Q X f Љ ع S,[^ÐVSډٺA V,ٺA 1V, V,Vxt- V,^x X Sf1ɉú V, V,[^Ív ' W1VSúA S, S,Kxt%Q X fЉЉ Љ S, A S, S,Kxt(Q X f Љ ع S,[^_Ðt& W1VSA V,1ɺA 1V, V,^xt0 V,^x X Sf1ɉú V, 1V, A V, A V, V,Nxt0 V,^x X Sf1ɉú V, V,f[^_Í UWVSA 1V, V,Nxt#Q X fӉЉ Љ V, A V, V,Nxt&Q X f߃؉ Љ V,tv A V, 1V,~xt- V,^x X Sf1ɉú V, V,1ɺA V,[^_]ù A V,
U1WVS$f# D$ 1ɺA V, V,Nxt#Q X fWЉ Љ V, A V, V,NxtQ X f V, V, A V,NxtQ X f11ɺA V, V,1ɺA V, V,Nxt#Q X fWЉ Љ V, A V, V,NxtQ X f V, A V, V,Vx V,1ɺA V,1ɺA V, V,Nxt*Q X fD$T$ ЋT$ D$ Љ V, A V, V,NxtQ X f V, V, A V,NxtQ X f11ɺA V, V,1ɺA V, V,Nxt*Q X fD$T$ ЋT$ D$ Љ V, A V, V,NxtQ X f V,h A V, V,FxW V,1ɺA V,1ɺA V, V,Nxt"Q X f Љ Љ V, A V, V,NxtQ X f V, V, A V,NxtQ X f11ɺA V, V,1ɺA V, V,Nxt"Q X f Љ Љ V, A V, V,NxtQ X f V,c A V, V,^x V,1ɺA V,D$ [1ɺA V, V,NxtQ X f︣ V, A V, V,NxtQ X f V,R A V, 1V,NxD$ t9 V,~x X Wf1ɉǺ V,ɉL$ V,1ɺA V,1ɺA V, V,NxtQ X f︣ V, A V, V,NxtQ X f V, V, A V,Nxt%Q X fЉЉ Љ1ɺA V, V,1ɺA V, V,NxtQ X f︣ V, A V, V,NxtQ X f V,` A V, 1V,Vxt- V,^x X Sf1ɉú V, V,1ɺA V,8x 1ɺA V, V,NxtQ X f"""" V, A V, V,NxtQ X f1 V, V, A V,NxtQ X f1ɺA V, V,1ɺA V, V,NxtQ X f"""" V, A V, V,NxtQ X f1 V,1 A V, V,Fxh 1V,1ɺA V,\$ D$" D$ $ v 1ɺA V, V,NxtQ X f#### V, A V, V,NxtQ X f1 V, V, A V,NxtQ X f1ɺA V, V,1ɺA V, V,NxtQ X f#### V, A V, V,NxtQ X f1 V, A V, V,~xi 1V,1ɺA V,\$ D$# D$ $ t& 1ɺA V, V,NxtQ X f//// V, A V, V,NxtQ X f1 V, V, A V,NxtQ X f11ɺA V, V,1ɺA V, V,NxtQ X f//// V, A V, V,NxtQ X f1 V, A V, V,^x V,1ɺA V, 3 D$d$D$3 A )1ɈD$V, V,Nxt"Q X f Љ Љ V, A V, V,NxtQ X f1 V, V,H A V,Nxt%Q X fT$Љ Љ1ɺA V, V,1ɺA V, V,Nxt"Q X f Љ Љ V, A V, V,NxtQ X f1 V,
A V, 1V,Nxt- V,^x X Sf1ɉú V, V,1ɺA V,8\$ /$9 1ɺA V, V,NxtQ X f V, A V, V,NxtQ X f1 V, V, A V,NxtQ X f1ɺA V, V,1ɺA V, V,NxtQ X f V, A V, V,NxtQ X f1 V, A V, V,Vx 1V,1ɺA V,\$ D$ D$ $ & D$ $M 1ɺA V, V,NxtQ X f$$$$ V, A V, V,NxtQ X f1 V, V, A V,NxtQ X f1ɺA V, V,1ɺA V, V,NxtQ X f$$$$ V, A V, V,NxtQ X f1 V, A V, V,Fx5
1V,1ɺA V,\$ D$$ D$ $ 1ɺA V, V,NxtQ X f$$$$ V, A V, V,NxtQ X f1 V,R A V, 1V,~xt0 V,^x X Sf1ɉú V,۹ 1V,1ɺA V,\$\$$< D$t1ɺA V, V,Nxt"Q X f Љ Љ V, A V, V,NxtQ X f1 V, V,x A V,NxtQ X f11ɺA V, V,1ɺA V, V,Nxt"Q X f Љ Љ V, A V, V,NxtQ X f1 V, A V, V,Nx V,1ɺA V, f f1
| D$t1ɺA V, V,Nxt"Q X f Љ Љ V, A V, V,NxtQ X f1 V, V,0 A V,NxtQ X f1ɺA V, V,1ɺA V, V,Nxt"Q X f Љ Љ V, A V, V,NxtQ X f1 V,g A V, V,VxV 1V,1ɺA V,\$ |$D$ $ A V,t& A V,It& V,^x X Sf1ɉú V, V,1ɺA V,@ۉ\$ |$D$ $ t& A V,t& A V,t& A V,"t& A V,,t& A V,t& A V,t& A V,t& A V,t& V,^x X Sf1ɉú V, V,1ɺA V,tۍ \$ D$D$ $ J V,^x X Sf1ɉú V, V,1ɺA V,ۍ \$ D$D$ $ V,^x X Sf1ɉú V, V,1ɺA V,Iۍ \$ D$D$ $ A V,t& A V,t& V,^x X Sf1ɉú V, V,1ɺA V,n& fx f O D$t1ɺA V, V,Nxt"Q X f Љ Љ V, A V, V,NxtQ X f1 V, V,D A V,NxtQ X f1ɺA V, V,1ɺA V, V,Nxt"Q X f Љ Љ V, A V, V,NxtQ X f1 V,t A V, V,Fxur 1V,1ɺA V,\$ |$D$ $ t& A V,t& A V,|t& V,^x X Sf1ɉú V, V,1ɺA V,oR& /$[^_]Ít& A V,4t& A V, t& A V,t& A V,Dt& A V, t& A V,t& A V,t& A V,^t& A V,t& A V,t& V,^x X Sf1ɉú V, V,1ɺA V,\& A V,t& V,^x X Sf1ɉú V, V,1ɺA V,& V,^x X Sf1ɉú V, V,1ɺA V,[& A V, t& V,^x X Sf1ɉú V, V,1ɺA V,ۉ\$ D$/ D$ $ A V,Mt& V,^x X Sf1ɉú V, V,1ɺA V,g8& A V,D$ۉ\$ |$$ D$,D$ۉ\$ D$ $ D$` 1҉D$D$ $ l' UWVSÍ S|D$1 r S4 ttt
14 S4 {d y D$ ED$ t$$ {5 ǃ$ ǃ0 ǃ( ǃ4
{
( 5 9O@,
K` KQTqT qT¸ 1
D$tk11v @t9E= u~? V`rTrT¸ h T$ ƃ
ƀtƃ uK# K| S,{D K S,1ɺ
S,{4 C~ 1҉S, 11҉C~ S, {tK S, @\ ȐȉS,8 @b E ȠȉS, @\ Āv S, S,1t& ȉS01ɺ S0{t 1ɺ S0Ƅ3
u t" x
ع S, Ā
S4 S4 T$d D$ D$ D$ D$
D$S4 S4 40E 9 P $ @t@t
K`qT qT¸ C Ш4 CD$$
S, S @t? ƃ tƃ عe S,S t
Ⱥ S,< r/w* D S, C S,1ɺA S, x)
ȉS, S, 1ɺ 1S,1ɺ 1S,1ɺ
S,& ȉS0Ⱥ S0 u1f1D$ & ȉS0 S8 S8 9 uL$v P T$D$ [^_]á N @t@5 K`qT @ qT¸ 4 Ȉ S,T$d D$ D$ D$ D$
D$S4 S4 40 9r $ F# = 8 K|{Cǃ$ ǃ0 ǃ( @ ǃ4 0ǃ$ @ ǃ0 ǃ( @ ǃ4
K|Cǃ$ ǃ0 ǃ( @ ǃ4 D$ y |$t$$ :|$$ % D$w $ v 1ɺ S, 4 2 D S, C S,1ɺA S, B S, ƃ S, {`wT @ wT `ع@ S, I S, S,C~xx D$$p P q $ 0 D S, 8t$D$w $ D$T$f S,ع S,8 1ɺ S,8 dt$$` D${$ D$bT$ D$t$$- D$ $ D$XD$w $
D$w $
DD$w $ $D %D$w $ D$$4 D$D$vD$w $ t$$ St$D$w $ $ D$t$D$w $ D$T$!SD$D$w $ T$ D$w $ t$D$w $P D$ t$$T |$$, '$ ع0 D S, C S,XA $ D$w $ oD$w $ t$D$w $z {F D$w $ D$&t$D$w $d C D$w $@ D$O $ v ' UWVSÃ ^ C}ljS,C 1ɺT \$D$J $ @u\ htj @ C % [^_]Í K`A fQL¸ 뀍t& K} K}ɉʼnS,d D$ D$D$D$d K} K}ɉʼnS, L k uk C $ D$ K`1fQL¸ t& C t& D$m $ f$ C D$m $T D$ C D$1C $X D$C LD$m $ |$D$m $l C D$m $ D$C D$m $T D$ C D$
UWVS$ t ^9 T
d Ѐ ȉL$L$ÉD$ ǃ sVSF C C ` K K( @ @ J w
{2 ǃL ǃ
ƃ t 1t& 9u{t t t" @t t ǃ8 t
ǃ8 @ t
ǃ8 m C,C0C4C8C<C@CDCHC = ?T1=v p 9{ ~q?{uGD$@ $ {; $[^_]ƃ * 9F
t
K¸ ; F$u C$ C a C}C}ȉS,$[^_]ÃǃL $ t& k\ MuBzfع! S,Kx @ yfʼn1f غ S,Ѓ?D$ FD$$ D$ AA S4F ljS4F ׁ ʼnS4Ձ G Ѓ ljS4 tЃ |$ D$FD$$ D$D S4% ) 1Ҹ $ D$$ gD$FD$FD$ D$G $ D${L$T$\$ FD$$ D$$4 D$ $ $ ǃP ƃT $ % @ t3t$ މËD$ D$Ѐ $e ; uۉt$ h l$|$ D$G D$$ $ $P L T$$ SÃBtщtn[Ðt& : uJ t t0 uC&D$C$D$ C"D$C $ D$$l 뒡 $ D$pt& UWVSӃA D$(L$1ɈD$V, V,Nxt%Q X fT$Љ Љ V, ƺA D$V, V,Nxt%Q X fT$Љ Љ V, V, A V,Nxt%Q X fT$Љ Љ1ɺA V, V,1ɺA V, V,Nxt%Q X fT$Љ Љ V, A V, V,Nxt%Q X fT$Љ Љ V, A V, 1V,Vxt- V,^x X Sf1ɉú V, V,1ɺA V,8\$u6[^_]f A V,ot& A V,dD$\$ |$$ D$륍& UWVSÃD L$8|$X k\ T$,D$@
92 D$,9D$` k\T$@҃ @퀃|$\ |$\T$,H @ D$< ? ɉS, 6
L$<S,{t&S,1ɀ|$, T$<t L$@ɀɺ T$<{
k\L$`T$\ɉ k\ @|$d@考|$dw T$@k D$, U D$` D$0L$0S, 6
L$,S,D$0
k\T$` T$d |$8" T$8k\D$m $# T$DŽ3 D[^_]Å4 T$,Ń+
97 T$D$m $ t& T- T$<
9 D$D$m $8 wD$,@@ D$<@@ D$8$$ t& k\L$` ǀ ǀ k\ ǀ ǀ tk\ 6 ɉS,SD{ ؉ʺ S,1ɺ S,1ɺ S, S,SD S0 6 S,SD{S ؉ʺ S,1ɺ S,1ɺ S,ع S,SD{tOk\ <; ɉS, 1 S,k\ th0 ҋD$8k\3 D1[^_]f 6 ɉS,SD{tk\ ȉS,1ɺ S, S, S,SD 6 S,SD ȉS,{tk\ 1ɺ S, S,k\ S,؍<;SD h0
҃{ ɉS, 1 S,t& 6 ɉS,SDʺ S,1ɺ S,1ɺ S, S,SD 6 S,SD ȉk\S,1ɺ S,1ɺ ؍<;S, S,SD {tY Ѓ ɉS, 1 S, up0
k\ p0 V ȉS, ȉS, ȉS,1ɺ S,Ƅ+
& S,1ɺ S,{t 1ɺ S,T$<Ƅ
U& g<P ՃT$4l$t$$ $ $ 6 ɉS,SDع S, ؍L<6ɈT$0 S,ɀ S, !S,SDع# S,1ɉغ S,1ɉغ S, S,SDL- S,ɡ S, S,SDع S, D$4 S, S, S,SDع# S,1ɉغ S,1ɉغ S, S,SD غ S0T$0 S, ɠS,3؉ʺ S, S, S,:D$dT$`|$l$D$(D$,T$$T$\L$t$ D$ C T$ D$m $ D$T$@D$D$\l$|$ T$ t$D$D$m $ T$@D$D$d|$t$T$ T$`D$D$m $4 T$ nD$D$m $| l$D$m $ K& ' t$|$l$ ʼn\$XH lj1kEL\DŽ kEL\DŽ kEL\DŽ ULD$ D$D$ $\$t$|$l$ & ' l$ l$(t$t$$\$|$x u
|$, tIk\D$ D$D$ $ \$t$|$l$ Í& uk\\$,l$t$ $\$ 8 C붐,\$ Ét$ J։|$$l$(hHB= - w+= \$ t$ |$$l$(,Ðt& = = uRPtǍ L$D$D$L$ SLq[1ɺ U0UHC1 T$1D$` $ Hv ň L$L$ËA=& # =& D$D$ $8 ډt& A{ tM1ɺ $t/ @ G C S$t1|& u D$D$k0tlT$D$k t1ɺ $t @ Y 7 ډXt& kCL\DŽ SLKk\D |$ |$ |$ $ {!6 ( @ Dž @ȉU,t& 0D$ $\ fT$D$CLD$ $ D$k T$1D$FPD$ $ D$D$ $A 3v UWVS 1 ~J k\ڍ<>LJ LJ LJ MD$ D$D$ $11ҍ Dž S1k\ǀ ǀ ǀ D$ D$D$ $S1k\ǀ ǀ ǀ D$ D$D$ $H ȉV, }
7 V,1Ƅ> D$ D$ k\ > > ~N ʉ1 V,}tk\ 2 V, 3 V,0 L$V,d 0 L$V,
V, @q F [^_]Ít& L k\ǀ ǀ ǀ 1 v 9tPLJ$ 1LJ, LJ4 D$ D$D$ $L Ѓ\ uk\ + 1ɺ$ V,Ɔ ( Ɔ `V, ) V,1ɺ, V, - V,kL \ = % V,kL \ ^ }m
dž| 1 V, t
dž| t
dž| 5 V, / V, F V,P 8 V, 9 V, V,d 1ɺ V, @;5 dž o 11҉[v& @> 1ɺ1 V,& $ V,Ɔ t& | ta 5 V,
7 V, Ƅ> D$ D$ f 5 V,1ɺ1 V,xk \ # ۉ
[ ] 1ɉZ> & V,} dž| " V, # V,kL \ MD$ D$D$ $ 1Dž 1ɉ L 1 . V,1ɺ2 V,;5 R@ > 5 V,> |$D$ $ D$ $ F D$ $, D$ D$||$D$ $ D$ $ D$ $` UD$ $ D$ $ 9D$ $ D$ $u F D$ $P D$ D$j' \$Ӊt$Ή|$ljl$ ɉ C Lj Sʼn, % ^ @= \ d 5 \ d % h@ T 1\$t$|$l$ Í& 9 u C9 PB u
{ 1ɺ $ @ @ C S$v v 놐D$ D$ B,D$ $ D$D$ $ 11m% @5 t>ٺs >uI 0;L$ D$D$ $ COv ' ,\$ Ét$ |$$l$( # t( O \$ t$ |$$l$(,Ër L$ڋL$D$YT$lj렍 ƈ L$L$ʼn؉@Fljj 1Lf~;ډ\$ t$ |$$l$(,t& ~u
L$ T$T$L$D$ $ L$T$D$,D$ $ D$ C,D$YT$D$ $ v ' 0\$ Ét$$|$(l$,pHz=@ h ~^=@ =@ =@ _ D$D${ $ f\$ t$$|$(l$,0f= = d = u F @t
G tG G - G 1o& =@ =@ 3 V 3CL1k\ !
¹ $\ BӍ, l$͉ډ$ t& c 1v CL1Jk\ ! ph½ L$$( BӍ, l$͉ډ$~ $t& kCL\1҅ CLk\ 1t& B |$ 8 9 |$ 9 D$ SL|$1l$$to& k0 g1z 1D$ C,D${ $D D$$t& SLk\ǀ 1L$ L$ L$ $ t& g < SLk\ 듍v SLD$ 1D$$ [V FG8 G G13v ȉV0VH V0VHT$ |$l$L$T$ D${ $ kCL\1 D$ C,D${ $ D$D$ L$L$l$|$D$ D${ $p L$|$D${ $ F|$D${ $n |D${ $ T$D${ $ T$LD${ $ D${ $> D${ $Y !t& $\$Ét$ |$ pH t7 tgT$D$b $ ؋t$ \$|$ $s0C0@t{C C 1뽍& ƈ L$L$lj؉xÉ뉉L$ T$T$L$D$b $ L$T$+v ' \$Ét$ t t@\$t$ Ít& 5 9u u<щ\$t$1҃ wL& uBщ؋t$ڋ\$ QLF T$D$ $P D$ D$T$똋C T$D$ $, D$ D$T$ VS@`= t,F&D$F$D$ F"D$F $ D$t$ ƉX [^= tD$8 $ [^á S X ؋= u[ UWVS4D$ $ tD$ $ tUwt6t=ts= tT= tY@u`: j ^ R F : . "D$D$ $ = u
t t1HuE
|$ 0
|$
|$ 11ۍ|$ ?11҉ tD$$ N C$ @ D$9|0 yD$$ 14[^_]AUTO MANUAL <4>%s: unknown Op %x
double normal hfcmulti HDLC TRANS <7>using provided controller
<7>Schedule SYNC_I
<7>Schedule jatt PLL
<7>%s: entered
<7>%s: release PLXSD card %d
<7>%s: PCM off: PLX_GPIO=%x
<7>%s: done
<4>%s:cannot get module
<7>%s: dtmf detection irq
<7>%s: dtmf channel %d: %04x <7>%s: No memory for skb
<7>%s: %s
fragment COMPLETE <7>%s: No mem for rx_skb
<7>%s: CRC-error
<7>%s: No mem
<7>%s(card %d): %02x
<7>%s: S/T TE newstate %x
<7>%s: S/T NT newstate %x
<7>%s: E1 report state %x
<7>%s: PH_DEACTIVATE no BRI
<7>%s: entered for port %d
<7>%s: releasing port=%d
<7>%s: done!
<3>%s: no memory for coeffs
xhfc.%d-%d hfc-%ds.%d-%d hfc-e1.%d <7>%s: HW_RESET_REQ no BRI
<7>%s: HW_DEACT_REQ no BRI
<7>%s: HW_POWERUP_REQ no BRI
<7>%s: unknown command %x
<7>Enable SYNC_I
<7>Enable jatt PLL
<7>Enable QUARTZ for HFC-E1
<7>%s: nt_timer at state %x
LOS detected LOS gone AIS detected AIS gone bit SLIP detected RX bit SLIP detected TX RDI detected RDI gone <7>%s: free irq %d
<7>%s: delete instance
<7>VPM: Chip %d: ver %02x
<7>VPM: A-law mode
<7>VPM reg 0x20 is %x
(old FIFO handling) <7>%s: term off: PLX_GPIO=%x
<7>%s: master: PLX_GPIO=%x
<7>%s: slave: PLX_GPIO=%x
<7>%s: setting double clock
<5>Setting GPIOs
<5>calling vpm_init
<7>r_irqmsk_misc.2: 0x%x
<7>addr:%x val:%x should:%x
HFC-multi <7>%s: IRQ %d count %d
<7>%s: done (err=%d)
<3>too many cards (max=%d).
<5>Watchdog enabled
<3>too many ports (max=%d).
<6>%s: %s DIPs(0x%x)
HFCMulti <3>init card returns %d
<6>%d devices registered
<7>%s: protocol not known %x
<7>%s: start dtmf decoder
<7>%s: HFC_SPL_LOOP_OFF
<7>%s: E1 port is NT-mode
<7>%s: E1 port is TE-mode
<7>%s: ST port %d is NT-mode
<7>%s: ST port %d is TE-mode
%s: done
<7>%s: dev(%d) open from %p
<7>%s: cmd:%x %p
<7>%s: dev(%d) close from %p
<7>%s: HW_FEATURE request
<7>%s: HFC_PCM_DISC
<7>%s: HFC_CONF_JOIN conf %d
<7>%s: HFC_CONF_SPLIT
<7>%s: HFC_ECHOCAN_ON
<7>%s: HFC_ECHOCAN_OFF
<4>%s: unknown prim(%x)
2.03 <7>%s: init entered
beroNet GmbH HFC-1S Card (mini PCI) HFC-2S Card HFC-2S Card (mini PCI) HFC-4S Card HFC-4S Card (mini PCI) Cologne Chip AG HFC-4S Eval (old) HFC-4S IOB4ST HFC-4S Digium Inc. HFC-4S Swyx 4xS0 SX2 QuadBri Junghanns.NET GmbH HFC-4S (junghanns 2.0) PrimuX HFC-2S Primux Card HFC-8S Card HFC-8S Card (+) HFC-8S Eval (old) HFC-8S IOB4ST Recording HFC-8S IOB8ST HFC-8S HFC-E1 Card HFC-E1 Card (mini PCI) HFC-E1+ Card (Dual) HFC-E1 Card (Dual) HFC-E1 Eval (old) HFC-E1 IOB1E1 HFC-E1 HFC-4S Speech Design HFC-E1 Speech Design HFC-4S OpenVox HFC-2S OpenVox HFC-8S OpenVox XHFC-4S Speech Design HFC-8S (junghanns) HFC-2S Beronet Card PCIe HFC-4S Beronet Card PCIe hfc_multi <7>%s: MISDN_CTRL_HFC_WD_INIT mode %s, counter 0x%x
<7>%s: MISDN_CTRL_HFC_WD_RESET
<6>HFC-multi: card manufacturer: '%s' card name: '%s' clock: %s
<4>HFC-multi: No IRQ for PCI card found.
<4>HFC-multi: Error enabling PCI card.
<4>HFC-multi: No IO-Memory for PCI PLX bridge found
<4>HFC-multi: failed to remap plx address space. (internal error)
<6>HFC-multi: plx_membase:%#lx plx_origmembase:%#lx
<4>HFC-multi: No IO-Memory for PCI card found
<4>HFC-multi: failed to remap io address space. (internal error)
<6>card %d: defined at MEMBASE %#lx (%#lx) IRQ %d HZ %d leds-type %d
<4>HFC-multi: No IO for PCI card found
<4>HFC-multi: failed to request address space at 0x%08lx (internal error)
<6>%s %s: defined at IOBASE %#x IRQ %d HZ %d leds-type %d
<4>HFC-multi: Invalid IO mode.
<7>%s(card %d): reread f2 because %d!=%d
<7>%s(card %d): reread z2 because %d!=%d
<7>%s: reconnecting PCM due to no more FIFO data: channel %d slot_tx %d
<7>%s: buffer empty, so we have underrun
<7>%s: disconnecting PCM due to FIFO data: channel %d slot_tx %d
<7>%s(card %d): fifo(%d) has %d bytes space left (z1=%04x, z2=%04x) sending %d of %d bytes %s
<7>%s: RESYNC(syncmaster=0x%p)
<7>id=%d (0x%p) = syncronized with interface.
<7>id=%d (0x%p) = PCM master syncronized with QUARTZ
<7>Schedule QUARTZ for HFC-E1
<7>QUARTZ is automatically enabled by HFC-%dS
<3>%s no pcm master, this MUST not happen!
<3>%s:internal error ch %d has no bch
DTMF ready %08x %08x %08x %08x %08x %08x %08x %08x
<7>%s(card %d): reread f1 because %d!=%d
<7>%s(card %d): fifo(%d) reading %d bytes (z1=%04x, z2=%04x) HDLC %s (f1=%d, f2=%d) got=%d (again %d)
<7>%s(card %d): hdlc-frame too large.
<7>%s(card %d): Frame below minimum size
<7>%s(card %d): fifo(%d) reading %d bytes (z1=%04x, z2=%04x) TRANS
<4>%s: ERROR given dch is NULL
<7>%s: E1 TE (id=%d) newstate %x
<7>%s: E1 NT (id=%d) newstate %x
<7>%s: PH_ACTIVATE port %d (0..%d)
<7>%s: PH_DEACTIVATE port %d (0..%d)
<7>%s: reread STATE because %d!=%d
<7>%s: S/T newstate %x port %d
<7>%s: GOT sync on card %d (id=%d)
<7>%s: LOST sync on card %d (id=%d)
<4>%s: ERROR port out of range (%d).
<7>%s: free port %d channel %d
<7>%s: free port %d channel D
<3>%s: no memory for bchannel
<7>%s: PROTOCOL set master clock: card(%d) port(%d)
<3>Error: Master clock for port(%d) of card(%d) is only possible with TE-mode
<3>Error: Master clock for port(%d) of card(%d) already defined for port(%d)
<7>%s: PROTOCOL set non capacitive transmitter: card(%d) port(%d)
<7>%s: PROTOCOL disable E-channel: card(%d) port(%d)
<6>This board has no optical support
<7>%s: PORT set optical interfacs: card(%d) port(%d)
<7>%s: PORT set LOS report: card(%d) port(%d)
<7>%s: PORT set AIS report: card(%d) port(%d)
<7>%s: PORT set SLIP report: card(%d) port(%d)
<7>%s: PORT set RDI report: card(%d) port(%d)
<7>%s: PORT turn on CRC4 report: card(%d) port(%d)
<7>%s: PORT turn off CRC4 report: card(%d) port(%d)
<7>%s: PORT force getting clock from E1: card(%d) port(%d)
<7>%s: PORT force putting clock to E1: card(%d) port(%d)
<7>%s: PORT disable JATT PLL on E1: card(%d) port(%d)
<7>%s: PORT set elastic buffer to %d: card(%d) port(%d)
<7>Wrote 0x%x to register 0x%x but got back 0x%x
<7>%s: (id=%d) E1 now in clock sync
<7>%s: (id=%d) E1 lost clock sync
<7>%s: (id=%d) E1 now in frame sync
<7>%s: (id=%d) E1 lost clock & frame sync
<7>%s: (id=%d) E1 lost frame sync
<3>HFC-multi: Spurious interrupt!
<7>%s: E1 (id=%d) newstate %x
<7>%s: got V_IRQ_PROC - this should not happen
<7>%s: release card (%d) entered
<7>%s: disable all channels (d and b)
<7>%s: remove instance from list
<7>%s: card successfully removed
<6>removing hfc_multi card vendor:%x device:%x subvendor:%x subdevice:%x
<7>%s: drvdata allready removed
<7>NLP Thresh is set to %d (0x%x)
<6>HFC_multi: unknown CHIP_ID:%x
<6>HFC_multi: detected HFC with chip ID=0x%lx revision=%ld%s
<4>HFC_multi: NOTE: Your chip is revision 0, ask Cologne Chip for update. Newer chips have a better FIFO handling. Old chips still work but may have slightly lower HDLC transmit performance.
<4>HFC_multi: WARNING: This driver doesn't consider chip revision = %ld. The chip / bridge may not work.
<7>%s: changing to 128K extenal RAM
<7>%s: changing to 512K extenal RAM
<7>%s: initializing PLXSD card %d
<7>%s: slave/term: PLX_GPIO=%x
<7>%s: card %d is between, so we disable termination
<7>%s: setting PCM into slave mode
<7>%s: setting PCM into master mode
<7>%s: performing PCM auto detect
<7>HFC_multi F0_CNT %ld after reset
<7>HFC_multi F0_CNT %ld after 10 ms (1st try)
<6>controller is PCM bus MASTER
<6>controller is PCM bus SLAVE
<6>controller is PCM bus SLAVE (auto detected)
<3>HFC_multi ERROR, getting no 125us pulse. Seems that controller fails.
<6>controller is PCM bus SLAVE (ignoring missing PCM clock)
<3>HFC_multi ERROR, no clock on another Speech Design card found. Please be sure to connect PCM cable.
<7>HFC_multi F0_CNT %ld after 10 ms (2nd try)
<6>controller is PCM bus MASTER (auto detected)
<7>%s: reset off: PLX_GPIO=%x
<6>controller has given PCM BUS ID %d
<6>controller has PCM BUS ID %d (auto selected)
<7>%s: enabling DTMF detection for all B-channel
<7>%s: setting ST master clock to port %d (0..%d)
<7>aborting - %d RAM access errors
<4>mISDN: Could not get interrupt %d.
<6>ignoring missing interrupts
<3>HFC PCI: IRQ(%d) getting no interrupts during init.
<4>HFC-MULTI: Card '%s:%s' type %d found but type[%d] %d was supplied as module parameter
<4>HFC-MULTI: Load module without parameters first, to see cards and their types. <7>%s: Registering %s:%s chip type %d (0x%x)
<3>No kmem for HFC-Multi card
<6>HFC-E1 card has disabled D-channel, but 31 B-channels
<6>HFC-E1 card has alternating D-channel on time slot %d
<3>HFCMULTI error: silence_data too small, please fix
<4>Embedded IO Mode not selected
<7>%s: Registering D-channel, card(%d) port(%d)result %d
<6>%s: %s DIPs(0x%x) jumpers(0x%x)
<3>Unknown HFC multiport controller (vendor:%04x device:%04x subvendor:%04x subdevice:%04x)
<3>Please contact the driver maintainer for support.
<7>%s: card %d channel %d protocol %x slot old=%d new=%d bank new=%d (TX) slot old=%d new=%d bank new=%d (RX)
<7>%s: remove from slot %d (TX)
<7>%s: we are not owner of this tx slot anymore, channel %d is.
<7>%s: remove from slot %d (RX)
<7>%s: we are not owner of this rx slot anymore, channel %d is.
<7>%s: put channel %d to slot %d bank %d flow %02x routing %02x conf %d (TX)
<7>%s: put channel %d to slot %d bank %d flow %02x routing %02x conf %d (RX)
<7>Setting B-channel %d to echo cancelable state on PCM slot %d
<7>Enabling pass through for channel
<7>%s: PH_ACTIVATE ch %d (0..32)
<7>%s: HFC_SPL_LOOP_ON (len = %d)
<3>%s: unknown PH_CONTROL_REQ info %x
<7>%s: E1 port is clock master (clock from PCM)
<7>%s: E1 port is clock slave (clock to PCM)
<7>%s: E1 port is clock master (clock from QUARTZ)
<7>%s: change protocol %x to %x
<7>%s: RX_OFF request (nr=%d off=%d)
<7>%s: FILL_EMPTY request (nr=%d off=%d)
<7>%s: HFC_PCM_CONN slot %d bank %d (TX) slot %d bank %d (RX)
<4>%s: HFC_PCM_CONN slot %d bank %d (TX) slot %d bank %d (RX) out of range
<4>%s: HW_CONF_JOIN conf %d out of range
<5>vpm_echocan_on called taps [%d] on timeslot %d
<5>vpm_echocan_off called on timeslot %d
<6>mISDN: HFC-multi driver %s
<3>%s: Wrong poll value (%d).
<3>error registering embedded driver: %x
<3>error registering pci driver: %x
X J 9% & n' <( * + + - 7 7 i< < < = E= = = w> > B C C D :N WW X ޖ 6 Y ~ # x x ( % % ( % ( ( ( ( 0 ) 5 L X o o o L o o / o A o Y o g o g n z o o o o o o
o
o '
o 6
L
_
x
hfc_remove_pci hfcmulti_init init_e1_port hfcm_bctrl mode_hfcmulti channel_bctrl handle_bmsg hfcmulti_tx hfcm_dctrl open_dchannel hfcmulti_initmode hfcm_l1callback open_bchannel channel_dctrl handle_dmsg x < ph_state_change init_multi_port release_port init_card init_chip hfcmulti_interrupt ph_state_irq handle_timer_irq hfcmulti_rx signal_state_up hfcmulti_dtmf release_io_hfcmulti release_card HFCmulti_init plxsd_checksync hfcmulti_resync hwid port @ iomode dslot @ pcm ` type clockdelay_nt clockdelay_te timer clock poll debug parmtype=hwid:uint parmtype=port:array of uint parmtype=iomode:array of uint parmtype=dslot:array of int parmtype=pcm:array of int parmtype=type:array of uint parmtype=clockdelay_nt:uint parmtype=clockdelay_te:uint parmtype=timer:uint parmtype=clock:int parmtype=poll:uint parmtype=debug:uint version=2.03 license=GPL author=Andreas Eversberg srcversion=7F417B1F7DA1CB0B17A5793 alias=pci:v00001397d000030B1sv*sd*bc*sc*i* alias=pci:v00001397d000016B8sv*sd*bc*sc*i* alias=pci:v00001397d000008B4sv*sd*bc*sc*i* alias=pci:v00001397d000030B1sv00001397sd0000B553bc*sc*i* alias=pci:v000010B5d00009030sv00001397sd00003137bc*sc*i* alias=pci:v000010B5d00009030sv00001397sd00003136bc*sc*i* alias=pci:v00001397d000030B1sv00001397sd0000C523bc*sc*i* alias=pci:v00001397d000030B1sv00001397sd0000B523bc*sc*i* alias=pci:v00001397d000030B1sv00001397sd000030B1bc*sc*i* alias=pci:v00001397d000030B1sv00001397sd0000B564bc*sc*i* alias=pci:v00001397d000030B1sv00001397sd0000B565bc*sc*i* alias=pci:v00001397d000030B1sv00001397sd0000B56Abc*sc*i* alias=pci:v00001397d000030B1sv00001397sd0000B563bc*sc*i* alias=pci:v00001397d000016B8sv00001397sd0000B55Bbc*sc*i* alias=pci:v00001397d000016B8sv00001397sd0000E998bc*sc*i* alias=pci:v00001397d000016B8sv00001397sd0000B622bc*sc*i* alias=pci:v00001397d000016B8sv00001397sd0000B552bc*sc*i* alias=pci:v00001397d000016B8sv00001397sd0000B522bc*sc*i* alias=pci:v00001397d000016B8sv00001397sd0000B521bc*sc*i* alias=pci:v00001397d000016B8sv00001397sd000016B8bc*sc*i* alias=pci:v00001397d000016B8sv00001397sd0000B56Bbc*sc*i* alias=pci:v00001397d000016B8sv00001397sd0000B562bc*sc*i* alias=pci:v00001397d000008B4sv00001397sd0000B762bc*sc*i* alias=pci:v00001397d000008B4sv00001397sd0000B761bc*sc*i* alias=pci:v00001397d000008B4sv00001397sd0000E884bc*sc*i* alias=pci:v00001397d000008B4sv00001397sd0000E888bc*sc*i* alias=pci:v00001397d000008B4sv00001397sd00001234bc*sc*i* alias=pci:v00001397d000008B4sv00001397sd0000B550bc*sc*i* alias=pci:v00001397d000008B4sv00001397sd0000B540bc*sc*i* alias=pci:v0000D161d0000B410sv0000D161sd0000B410bc*sc*i* alias=pci:v00001397d000008B4sv00001397sd0000B620bc*sc*i* alias=pci:v00001397d000008B4sv00001397sd0000B520bc*sc*i* alias=pci:v00001397d000008B4sv00001397sd000008B4bc*sc*i* alias=pci:v00001397d000008B4sv00001397sd0000B568bc*sc*i* alias=pci:v00001397d000008B4sv00001397sd0000B560bc*sc*i* alias=pci:v00001397d000008B4sv00001397sd0000B569bc*sc*i* alias=pci:v00001397d000008B4sv00001397sd0000B566bc*sc*i* alias=pci:v00001397d000008B4sv00001397sd0000B567bc*sc*i* depends=mISDN_core vermagic=2.6.34.10-0.6-desktop SMP preempt mod_unload modversions 686 + 0 8 P X p x | ( 8
H 0 X P AQ t p $ Ab ( r AA Al AA( @ h AA Ab AA( r AA Cj AA( 4 0 g AA Aa AA ` p C LH
A ` T Z AC CAE0
AA AAF ,
AA AAH T 0 AA AFC
AA AAA k
AA AAI < d AF AAE(
AA AAG AE
AD ` CSM
A $ C DFOv
F < AA AAEP
AA AAC ( T C KFF[
E iT AA AAH|
AA AAA =
AA AAA < `# k AA ACH$
AA AAE $ AC AC
C AAK {
A AAB G
A AAF "
A AAC <
A AAE ( p) C0DFM@
F T - z AC AAE0
AA AAA {
CA AAE < / AA AAE8
AA AAG T ` 4 AA AACl
CA AAE
CA AAA T 0: AA AACX
CA AAD
CA AAA $ PB C$JNZ
C 8 G AA ACC8
AA AAA L
AA AAH p
AA AAD
AA AAE T M AA AAE
AA AAA N
CA AAK $ T C4FNZ
G 4 < X AA AE
A AAA 4 t AC C `
AAE ` AA pZ AP Z AP Z b CCFFO [ 5 As $ `[ AN @ p[ _ AC YA d [ v AC pA ( P\ AC C AA( ] AC C AA8 ^ A AA CC$
A AAA < `_ # AC ACC8
AA AAE < \ AA AAK48
AA AAA < AA AAE(
CA AAG T 0 AC CCC8
CA AAA
AA AAA 4
P AE [
AF < X
AA CCE(d
AA AAC T
П R AA ACEX
AA AAA
CA AAC $
0 C$LF ( C$DHL]
H $ D C0DFMx
F < l P g AC AAC,^
AA AAE ( C$KFFF
H 0 C0DNZ
A
J $ p C4DNp
C $ 4 @ C(DJN
A 0 \ @ C DF^
E d
L Z
E % FU 8 AA AACHCA AA uUHhmodule_layout iparam_get_int %Kparam_set_int fCparam_array_get 'wEparam_array_set param_get_uint H̅2param_set_uint ~__pci_register_driver Qbpci_unregister_driver ((module_put Kcreate_l1 fuinit_timer_key ')bchannel_senddata ÷emISDN_clear_bchannel )@mISDN_register_clock mrequest_threaded_irq ?,schedule_timeout z;current_task #
dev_get_drvdata ث
free_irq mISDN_unregister_clock
@]mISDN_clock_update mISDN_register_device psnprintf 'mISDN_initbchannel YmISDN_initdchannel ''^__tracepoint_kmalloc A^ )slab_buffer_size hkmem_cache_alloc_notrace &malloc_sizes mISDN_unregister_device : smISDN_freedchannel zkfree בA%mISDN_freebchannel [I3schedule_work del_timer
cskb_queue_purge nqueue_ch_frame 2Odchannel_senddata ?el1_event κ`.memcpy $]Urecv_Dchannel skb_trim L)recv_Bchannel Xhrecv_Dchannel_skb =recv_Bchannel_skb '5m!skb_put F __alloc_skb Tެ__tracepoint_module_get 4a|__release_region S9iounmap __const_udelay _raw_spin_unlock_irqrestore d +_raw_spin_unlock MCd_raw_spin_lock p|X_raw_spin_lock_irqsave /47confirm_Bsend ~;get_next_dframe ѣget_next_bframe 4consume_skb nBpci_disable_device __request_region Yuioport_resource "wdev_set_drvdata xpci_bus_write_config_word 5Bioremap_nocache B<pci_enable_device ݓppreempt_schedule #printk l
P c g f i ` 8 h ` a a @ ( P P 4 x H a b b k ! " @ R h " p [ 0 c 0 j 0 e 0 d 0 0 0 X 0 # 0 # 0 61 0 71 0 S 0 hfcmulti OspWG OspWG hfcmulti.ko.debug n .symtab .strtab .shstrtab .note.gnu.build-id .rel.text .rel.devexit.text .rel.exit.text .rel.init.text .rodata.str1.1 .rodata.str1.4 .rel.smp_locks .rel.rodata .modinfo .rel__param .rel.eh_frame __versions .rel.data .rel.devinit.data .rel.gnu.linkonce.this_module .bss .comment.SUSE.OPTs .note.GNU-stack .gnu_debuglink 4 $ 2 ` . @V + ! < x 8 Ё h ! N % J 8 ( ! ] . Y ` @ ! h 2
w 2 ! @ ! H H ! 8 Ȋ ! @ `% ، 0 ! & D ! `* h ! + 0 + ! + 1 + , @ 2 " E
/ 0 ? P N p \ j $ y r @ h r 0 g ` ' Z 1 0 = B Q a i r z ` ' 3 B `# k K $ [ @ j v p) - z
/ `
4 @
P / 0: < U
K PB [ j G x M T X
8 `_ # ' / w
> H m
W 0 e j ` n u @ { G P П R m 0 P g ) 7 F U p c { r b % p x + 0 0 8 A / U ( d P w X M < p x i P d + < M h x ~ / = O a n %
2 > D ` # + + % + 4 ` 9 C 9 R 9 a 9 p ` 9 9 9 9 ` 9 9 9 9 ` 9 9
9
9 $
` 9 3
9 B
9 Q
9 `
` 9 o
9 ~
9
9
` 9
9
9
9
` 9
9
9
9 `
9 !
9 /
9 = N @ [ @ G k u ~ `[ Z h & 4 [ v B T j r { % pZ
,
8
I
X
h
t
D
& > E R n ~ p[ _ . < K Z @ j Z b ] ^ A [ 5 0 : H Y i P\ { HFC_outb_pcimem HFC_inb_pcimem HFC_inw_pcimem HFC_wait_pcimem HFC_outb_regio HFC_inb_regio HFC_inw_regio HFC_wait_regio write_fifo_regio write_fifo_pcimem read_fifo_regio read_fifo_pcimem hfcmulti_dbusy_timer clockctl channel_dctrl __func__.34906 debug poll_timer rcu_read_unlock_sched_notrace setup_pci hfcmulti_tx poll __func__.34542 hfcmulti_resync HFClock plx_lock HFClist syncmaster __func__.34348 release_io_hfcmulti __func__.34378 try_module_get.clone.1 open_bchannel __func__.34894 hfcmulti_dtmf __func__.34512 signal_state_up __func__.34584 hfcmulti_rx __func__.34566 fifo_irq ph_state_change __func__.34844 nt_t1_count handle_dmsg __func__.34750 ph_state_irq __func__.34613 __func__.34371 release_port __func__.34998 init_multi_port hfcm_dctrl handle_bmsg hfcm_bctrl Port_cnt port HFC_cnt __func__.35051 init_e1_port __func__.35036 hfcm_l1callback __func__.34714 hfcmulti_leds handle_timer_irq __func__.34595 hfcmulti_interrupt irq_proc_cnt.34656 __func__.34652 release_card __func__.35019 hfc_remove_pci __func__.35098 vpm_init init_chip plxsd_master PCM_cnt __func__.34404 init_card __func__.34954 hfcmulti_init type pcm iomode dslot clock __func__.35068 hfcmulti_probe mode_hfcmulti __func__.34678 deactivate_bchannel hfcmulti_pcm __func__.34781 hfcmulti_initmode clockdelay_te clockdelay_nt __func__.34871 open_dchannel __func__.34883 __func__.34924 channel_bctrl __func__.34809 __func__.34830 HFCmulti_cleanup hfcmultipci_driver HFCmulti_init __func__.35132 hwid hfcm_map __mod_hwidtype236 __param_hwid __param_str_hwid __mod_porttype235 __param_port __param_str_port __param_arr_port __mod_iomodetype234 __param_iomode __param_str_iomode __param_arr_iomode __mod_dslottype233 __param_dslot __param_str_dslot __param_arr_dslot __mod_pcmtype232 __param_pcm __param_str_pcm __param_arr_pcm __mod_typetype231 __param_type __param_str_type __param_arr_type __mod_clockdelay_nttype230 __param_clockdelay_nt __param_str_clockdelay_nt __mod_clockdelay_tetype229 __param_clockdelay_te __param_str_clockdelay_te __mod_timertype228 __param_timer __param_str_timer timer __mod_clocktype227 __param_clock __param_str_clock __mod_polltype226 __param_poll __param_str_poll __mod_debugtype225 __param_debug __param_str_debug __mod_version224 __mod_license223 __mod_author222 hfmultipci_ids __mod_srcversion135 __mod_alias133 __mod_alias132 __mod_alias131 __mod_alias130 __mod_alias129 __mod_alias128 __mod_alias127 __mod_alias126 __mod_alias125 __mod_alias124 __mod_alias123 __mod_alias122 __mod_alias121 __mod_alias120 __mod_alias119 __mod_alias118 __mod_alias117 __mod_alias116 __mod_alias115 __mod_alias114 __mod_alias113 __mod_alias112 __mod_alias111 __mod_alias110 __mod_alias109 __mod_alias108 __mod_alias107 __mod_alias106 __mod_alias105 __mod_alias104 __mod_alias103 __mod_alias102 __mod_alias101 __mod_alias100 __mod_alias99 __mod_alias98 __mod_alias97 __mod_alias96 __module_depends ____versions __mod_vermagic5 create_l1 free_irq mISDN_unregister_clock cpld_set_reg disablepcibridge dev_get_drvdata pci_enable_device skb_put mISDN_freedchannel consume_skb mISDN_initdchannel __this_module snprintf confirm_Bsend cpld_read_reg recv_Dchannel_skb __pci_register_driver iounmap l1_event mISDN_register_device mISDN_freebchannel cleanup_module param_set_uint enablepcibridge memcpy kfree _raw_spin_lock_irqsave _raw_spin_lock pci_unregister_driver __release_region init_module schedule_timeout param_get_uint ioremap_nocache __alloc_skb module_put mISDN_clock_update vpm_out bchannel_senddata __mod_pci_device_table mISDN_initbchannel preempt_schedule request_threaded_irq mISDN_unregister_device dchannel_senddata __tracepoint_module_get printk current_task _raw_spin_unlock_irqrestore get_next_dframe kmem_cache_alloc_notrace recv_Bchannel_skb ioport_resource skb_queue_purge mISDN_clear_bchannel skb_trim cpld_write_reg param_array_set param_set_int pci_bus_write_config_word recv_Dchannel init_timer_key __const_udelay plxsd_checksync __tracepoint_kmalloc param_array_get schedule_work readpcibridge queue_ch_frame pci_disable_device vpm_read_address recv_Bchannel malloc_sizes vpm_in slab_buffer_size writepcibridge dev_set_drvdata del_timer param_get_int _raw_spin_unlock get_next_bframe vpm_write_address __request_region mISDN_register_clock *
b
& - 2 ? F K ^ e l s z
& 2 9 @ G N U m } , 3 8 @ s z ! 5 > F W \ m r ?
~
+
n
u
*
S
H O T i p }
# ,
1 7
L
Y _
)
2 8 ` v
( / 8 D I Y ^ q z
5
A
F
o { &
" . C J O |
v
|
U
6 ; V [
@ ^
+ M
i !
E
k
l
< G P !
! ! -! a! n! w! ! ! ! ! ! ! ! ! ! ! " 6" U" e" l" x" " " " " " " " " " # &# 2# K# T# %
c% %
%
& m& & ' G' ' '
' ' ' ' ( $( f( ( ( ( ( ) ) ) %) .) H) O) X) ) )
!* :* * * *
* + +
7+
I+ X+ {+ +
+ + + , G, ' Y,
n, u, ~, ,
, , , , , , - - - - -
.
.
). 0. 9. .
.
.
.
0/ 7/ </ S/ Z/ j/ z/ / / /
/
#0 =0 ' 0
0
0 0 0 0 0
1
1 1 1 %1 21
81
H1 Q1 W1
}1 1
1
1 1 1 1 #2
12
R2
^2
~2
2
2 2 2 2 3 3 3 ,3 33 C3 W3 ^3 c3 p3 w3 |3 3 3 3 3 3 3 3 3 4 "4 )4 54 E4 L4 \4 l4 s4 4 4 " 4 4 $ 4 4
4 4 5 ?5 5 " 5 5 $ 5 5 " 5 5 $ 5 6
,6 36 :6 6
6
6
6
6
6
7
7
+7
I7 V7 i7 7
7
7 7 7 $8 +8 08 <8 I8 U8 Z8 p8 8 8 8 9
'9 .9 :9 K9
[9 g9 q9
}9 9 9 9
9 9 9 9
9 9 9 : 9: " M: V: $ \: x:
}: : : : ,; " <; I; $ O; i; " y; ; $ ; ;
; ; ; ,<
3<
L<
r<
y<
<
<
<
<
<
<
<
=
=
(=
N=
U=
d=
z=
=
=
=
=
=
=
=
> > 2> Z>
>
>
>
>
>
? ? ? '? .? 3? ?? T? {? ? ? ?
? @ @ @
*@ 1@ =@ S@ n@ @
@ @ @ @
@
@
@ @ @ @
@ A A A
/A =A BA LA
\A cA oA yA
A A A A
A A A A
A A A B
B B #B /B 4B 9B
@B
C IC aC sC
C C C C ' C
4D iD {D
D D D D D
D
D E QE
_E
E E E F 2F
>F
dF kF pF F F F F F F F F F F F F
G
M M LN RN
cN jN sN O
O 0O
cO
O
O
O
gP
P
XR
R
R R R R R S 3S fS S S
S S T T T 2T 9T BT RT YT bT rT yT T T T T T T T T U
U U
U
(U ) U ) V
%V
3V :V ?V V
V W
jW pW
W
W
W
W
W W X
X X 5X @X EX YX `X pX X X X X
X X X
X
Y
AY
OY cY
Y
Y
Y Y
Y
Y Y Y Y Y Y Z
Z Z Z #Z (Z 5Z <Z AZ RZ YZ ^Z j j k k o o q q q q s s t t v v v v v y y y y z z d{ i{ { { ~ ~ ǂ Ђ # " @
#
J
O s
x
~
Ƅ Մ
/
ƅ ņ
*
1 Q X
ˇ
ԇ
ه
) 7 < C {
4
n
:
L
] e
B
f k
j y ~ H
M n
}
6
I P Y ͎ Ҏ % , 1 7
J Q V \
o v { ӏ ڏ ߏ " ; B K c j v Đ ɐ ِ ސ , 3 8 L S X e l q ɑ Α ޑ
+
? ]
g s
Ւ
=
D d k
Ɠ ѓ
֓
! ( - ; @ P W g { є ؔ /
?
Z
g " w $
ŕ
ϕ
ٕ
4
m
t
Ζ
Ֆ
ϗ
e
j p v |
Ҙ
"
˙
S \ - њ ؚ 5 : F P x } ؛
' = B G
Ȝ Ϝ Ԝ ۜ
ß
K
̡ ӡ ܡ
+
> E J b
ע T ҥ 9 Y ` i Ϫ ֪ ߪ
Q Z " g
| ŭ ̭ ѭ ڭ
? H Z
p
Ү
k
ѯ
" + 8 ? D a
۰
g
v
@
N
K
ķ Է
# 0 7 < I P U b i n { Ÿ
)
h t } ڹ
# | 6 F K g | 6 T
m
$ + ; Q X ] ν ս ڽ
2
(
R
* 1 : _ f k ' . 3 ~
% X
r
|
t
% ( Ϋ
9 B K
P Y `
p
{ j
!
$
.
< C H M
# : Q x
$ ( , 0 4 8 < @ D H L P T X \ ` d h l p t x | $ ( , 0 4 8 < @ D H L P T X \ ` d h l p t x | 8 < ` d ( , P T x | @ D h l 0 4 X \ $ H L p t @ D L
` d l
(
(
$ ( 0 4 8 < D H L P X \ ` d l p t x
(
, < L \ x 8 d t h X $ d < @ x ( D h ` 8
\
H p 8 ` ( , 0 4 4 P l 0 L h , H d ( D ` | X
ACC SHELL 2018