ACC SHELL
ELF 4 t 4 ( 4 44 T TT _ _< _ _ h hh\ \ Ptd 77T T Qtd Rtd _ _ /lib/ld-linux.so.2 GNU SuSESuSE
GNU Fo,- )4 {6 % $ !
"
# " #"" # ) K9
2 i 0 ; b M ) K ~ y Q B + Y = e `e __gmon_start__ libc.so.6 _IO_stdin_used socket __printf_chk exit _IO_putc fopen strncmp __strdup perror __isoc99_sscanf puts __stack_chk_fail putchar realloc abort strtol calloc strlen memset __errno_location __fprintf_chk stdout fputc fclose stderr ioctl __fxstat fileno fwrite fread __strcpy_chk strcmp strerror __libc_start_main free GLIBC_2.4 GLIBC_2.1 GLIBC_2.7 GLIBC_2.3.4 GLIBC_2.0 ii
R ii
\ ii
f ti p ii
| _ `e$ e" ` ` ` ` ` ` ` ` ` $`
(` ,` 0`
4` 8` <` @` D` H` L` P` T` X` \` `` d` h` l` p` t` x` |` `! US [x tn X[5_%_ % `h %`h %`h % `h %`h %`h( %`h0 % `h8 p% `h@ `%$`hH P%(`hP @%,`hX 0%0`h` %4`hh %8`hp %<`hx %@`h %D`h %H`h %L`h %P`h %T`h %X`h %\`h p%``h `%d`h P%h`h @%l`h 0%p`h %t`h %x`h %|`h %`h 1^PTRhhQVhUS=e u?e__9s e_e9re[]Ít& ' U _t t $ _ÐVS`$`eD$ D$ $D$ _`eD$A D$ $ D$ :@v D$C T$ D$PD$ D$CD$`e$StCuz뵐t& 4$x& UWVSӃ,9D$ D$H11u? & EUtm 9t$Hv}l$DE T$$u؋D$@9|$ EUuT$D$ D$ $T$x'*9t$Hwf9|$ +,[^_]Ív >T$*ɍ 8
-(uG
-8Hu;
-8Hu/ t& T$$ T$
9
8H
8H
8H & ' UWVSӃ tY1v E 9v=F xV ;uD$D$ D$ `e$9wà [^_]Åf f f f tTft fpftutmtbta tg@tsffdfÍv UWVS, e $ 1$ reD$ $D$D$ D$ $ \ ed A V e
2 @ %% E $ e3 - , [^_]Í& $́F 'Őt& eD$D$ D$ e$j$ DŽ$ $ \$D$F 4$ 8_t $"$ DŽ$ $ \$D$F 4$ 8_t $Ѝ_$, DŽ$, $ \$D$F 4$b
u8_ft $DŽ$,
$ \$D$F 4$ $0 tD$ e1D$D$ $ G& $8 DŽ$8 $ \$D$F 4$ $ 1D$$| D$$\ D$$< D$ eD$tD$ $v $8 DŽ$8 T$d$ \$D$F 4$ $ $ E D$ h$ \$D$F 4$ e$ e D$$0* $$ T$$ D$* $ <$ D$Ƌ$ FD$F \$ D$ $ $:eu41ۍ$< D$ l$$ uաeD$ D$ $D$ eD$ D$ $D$ na 116fD D$D$ D$ e$9^% uȡe\$ D$ D$ $g륐t& ;8_t $1pefK D$ D$ $ɄD$ 7Bf$, DŽ$, $ \$D$F 4$ $]$H Gf
e: e d1$0 $, DŽ$, $ \$D$F 4$x$g& $dDŽ$ DŽ$$ \$$ eD$F 4$$ e$( $ $ $W It& $ eD$ D$ $D$ ǀ ~ H e1D$ D$ $AD$ AeD$ D$ $DD$
\ l y & e$
D$eD$ D$ $D$ v@ eD$ D$ $D$ H$ 1eD$ D$ $D$ E P z
#
] eD$ D$ $3D$ }e$
D$eD$ D$ $D$ C@
eD$ D$ $D$ eD$ D$ $@D$ $ $ =
d= D$ eD$yD$ $w& eD$ D$ $D$ k$ eD$ D$ $D$ 6eD$ D$ $D$ $ <f D$ eD$D$ $t& $ D$҃D$ D$ e$eD$ D$ $ރD$ $ | eD$ D$ $D$ U$ -uD$ e1D$ D$ $$ 1jD$=D$ D$ e$$ =D$TD$ D$ e$$ @eD$ D$ $bD$ $ z fT/ D$ eT$D$~D$ $&uɡef1$
D$I5t& $0 1D$D$ D$D$ e$Kt& eDŽ$, \$D$F $0 $, $ 4$O$ t& $8 DŽ$8 T$d$ \$D$F 4$ = dQ $ e 9s
)= dGT$`D$$ DT$`! x P$ \$D$F 4$A =e $< F $< 8N P8O P8P P8Q D$dl$$* lj,$[v eD$ D$ D$ e$ f DŽ$ f\$D$F 4$1 ft-ft--ft-D$ eL$T$D$HD$ $me1$
D$$G jfDŽ$4 f DŽ$ f\$D$F 4$
$lM { $8 DŽ$8 $ \$D$F 4$s$ $ D$ @T$D$ $1=`E } E$ \$D$F 4$9 $ $ G T$hD$VD$dU D$d|$D$ D$p$KT$dD$h B B$ \$D$F 4$h }ǁtD$ eD$D$ $m$ e$
D$,$D$d$`DŽ$4 `f DŽ$ `f\$D$F 4$ $8L s<
eD$ D$ $D$ w<
D$ eD$D$ $e$eD$ D$ $˃D$ leD$ D$ $ƃD$ BeeD$ D$ $D$ ;eD$
D$ $D$ eD$ D$ $D$ eD$ D$ $D$
feD$ D$ $D$ @0 Ze$
D$?eD$ D$ $zD$ eD$ D$ $D$ e$
D$eD$ D$ $zD$ eD$ D$ $҂D$ eeD$ D$ $D$ 80 Pe$
D$7eD$ D$ $zD$ eD$PD$ D$ e$ f DŽ$ f\$D$F 4$> 0fD$D$ D$,fD$(fD$$fD$ e$5@fD$D$ D$<fD$8fD$4fD$ e$$,L n $8 DŽ$8 $ \$D$F 4$l0 $ `ef^ D$ D$ $ՇD$ eD$ D$ $
D$ b<$1ceD$ D$ $D$ .eD$ D$ $D$ DŽ$4 f DŽ$ f\$D$F 4$k$4 a$4 f DŽ$ f\$1D$F 4${$fQ feD$D$ D$ e$`f DŽ$ `f\$D$F 4$ ft-
ft-D$e1T$ D$7D$ $fD$XfD$TfD$PfD$LfD$HfD$DfD$@fD$<fD$8|fD$4xfD$0tfD$,pfD$(lfD$$hfD$ dfD$ fD$fD$D$ D$fD$fD$ e$= * =' eD$
D$ $nD$
$ DŽ$ $ \$D$F 4$
g et e$ -et1t& eT uDŽ$ $ \$D$F 4$K$dc=et%`eD$ D$ $D$
e`eD$ D$ $D$ t& $ DŽ$ $ \$D$F 4$f dtf$ f$ dt$ dt$ dt$ dt$ dt$ dt
$ %? $ DŽ$ $ \$D$F 4$6$܄= dt%`eD$ D$ $D$ T=dt%`eD$ D$ $ D$ &=dt%`eD$ D$ $ D$ = dt%`eD$ D$ $3D$ =dt%`eD$ D$ $JD$ =d`eD$ D$ $eD$ jeD$ D$ $D$ @eD$ D$ $D$ $4 a$4 `eN D$& D$ $D$ eD$
D$ $lD$ e$
D$eD$ D$ $zD$ OPeD$ D$ $D$ "/ef D$
D$ $^D$ e$
D$eD$ D$ $zD$ eD$ D$ $"D$ e$
D$eD$ D$ $zD$ QeD$ D$ $҂D$ )eD$ D$ $D$ )eD$
D$ $lD$ e$
D$eD$ D$ $zD$ ef D$
D$ $^D$ [FeD$ D$ $:D$ 1eD$ D$ $5D$ eD$ D$ $0D$ XeD$ D$ $+D$ "eD$ D$ $}D$ eD$ D$ $D$ \geD$ D$ $D$ /Z$<$J b $4 $4 `f DŽ$ `fDe$, D$iD$ D$ e$DŽ$, $ \$D$F 4$ $0 1T$dDŽ$, $ \$D$F 4$ $0 1D$hDŽ$, $ \$D$F 4$R $0 1T$pDŽ$, $ \$D$F 4$i $0 1D$tDŽ$, ! $ \$D$F 4$.E $0 1T$xDŽ$, # $ \$D$F 4$ $0 1D$|DŽ$, % $ \$D$F 4$4 1$1 1T$lDŽ$, + $ \$D$F 4$w $0 |$lt-D$ltD$l-t$|t-\$xt-l$tt-|$pt-l$ht-|$d t-T$(T$lD$ e|$1L$ T$$\$t$l$ D$D$ $`eP D$% D$ $\D$ $lL $/J ,$
$J r$fI ]D$dt$$$<$K $8R m$ ǣ d$ԎK DeD$ D$ $ID$ eD$ D$ $dD$ eD$ D$ $QD$ VeD$ D$ $ZD$ , f 1DŽ$ f\$D$F 4$$fO T(dS 1ҡ,dxJ$0 $, DŽ$, $ \$D$F 4$* 0dxJ$0 $, DŽ$, $ \$D$F 4$ ? 4dxJ$0 $, DŽ$, $ \$D$F 4$ 8dxJ$0 $, DŽ$, " $ \$D$F 4$1 d <dxJ$0 $, DŽ$, $ $ \$D$F 4$ '
@d $, DŽ$, % DŽ$0 $ \$D$F 4$ =@dDŽ$, & - $0 \$D$F 4$L Dd1$0 $, DŽ$, , $ \$D$F 4$`$f] Kv eD$ D$ GD$G $$J o,$$ * D$$ $ D$d D$ `e_ D$ D$ $D$ eD$ D$ $RD$ UeD$ D$ $bD$ 0u tc113v D D${D$ D$ e$9] v*uED$qD$ D$ e$릡e1$
D$R$I $fG $0 $, DŽ$, $ \$D$F 4$ e$PT /$`} eS D$ D$ $D$ $@D$l $'D$t $D$p $pD$h N$L D$d $(D$| $D$x e1D$ E D$ D$E$$<b$QZD$dl$$|| m$$I $,$<T$dD$d @ x$ \$D$F 4$ E }$ \$D$F 4$Y e1D$ D$ $D$ T$dr DT D$ D$,D$D$eT$D$ $9wD$d1$C,$;$J ,$ T$d$$tU veD$ D$ $ΆD$ A$ t$p1ۍt& Dt$ D$D$ D$e$;$ rm$V J$ĔX /u ${D$D$ D$eD$ `e$aP$Е` T$d$,$beD$ D$ $D$ %|$Y $,Z i$d[ S$a =D$d$Q,$I$\ $0 1& UWVST} t& e( 7 N
e t
bM % 9]e u 8
(
)8H
*8H 9] d
t& = d e $ v
*T[^_]ËE txD$, + C<$D$t"3D$, t$<$_uˋT$,he =e 9]3BePvEt@t;t6 t1
t, t& t!
t ttt tu M Ae늍 e U D$ D$ ${e : e1 6W $ 9]e g U ^ c ' d u = & D M ` dD$ D$`$eU ًE ]5
9 8P
8H 8Pq dd & ݶ 9]e M 8
h<
i8H,
j8H d ht& ` R D$ D$ a$et& D$ D$`a$et& D$ D$a$et& ?-fD$ D$a$es5d d
d = d d D$ D$ b$e D$ D$c$e Nd } 9]W M 8
-
9? 8P/
8H 8P e d t& V d ^
k9
o9
p8H
q8H
r8H d
8 A 9]e ? u D$ D$ $dS D$$u79]% M D$ D$ $b d ;L tFQ a d' e) d 9]e M D$ D$ $d/
l8H
m8H
n8Hd *
-8H7
-8H'e d dB d = X =' u
=dM d $D$T$(T$(" 9]e E 4D$4$u d /
s9 t8P
u8H v8P~ d dud
d d d =dd
8
& 8B
8J 8B 9]e
M e
t1av!e e $
ueЃ@ f1ՃЃfD$w$d HD$4$dd $D$T$(6T$(9]e T$DT$U t$LD$Ht$ L$@D$t$8D$<L$D$ t$D$$^tF e d 0T8eu뮰V GDt& UWVSLet$dD$ D$ D$ $^ 荾eD$ D$ $D$ hF D$ D$ D$ e$$CD$HD$ D$ e$ CD$D$ D$ e$ܼC D$D$ D$ e$踼e$
D$eD$ D$ $D$ 螽eD$ D$ $D$ yChtTxtpD$ eL$T$D$D$ $Cxtp xtpD$ eL$T$D$4D$ $C t t xtpD$ eL$T$t$D$D$ $^C D$ D$ D$ e$:e$
D$eeD$ D$ $НD$ eD$ D$ $D$ C ttt t tD$<p T$T$<D$ el$$x|$ t$ L$T$D$(D$ $>C$tpxtpxtp xtp xtpD$ eL$T$l$ |$ t$D$ D$ $边e$
D$eD$ D$ $ġD$ 褺eD$ D$ $D$ C(D$C,D$D$ D$ e$4e$
D$_eD$ D$ $D$ eD$ D$ $D$ C0 tv» @tt~D$ e\$ L$T$D$D$ D$ $iL1[^_]Í& D$ eD$D$D$ $/L1[^_]Ðt& x D$<v @G=SÃD$ eD$ԢD$ $蹷 ua t)e\$ D$D$ $舷[Ív eD$ D$ $D$ {[Í eD$ D$ $ҰD$ K[Í UWVS $ Fu e^ D$ D$ $D$ eD$ D$ $D$ طv % <@t PNtJD$e|$ T$L$t$ D$D$ $B?t
D$ eD$D$ $ :t.N ƀ tJD$eL$T$ D$DD$ $辵} CD$C D$̧D$ D$ e$芵s$ tU<` ztD$eT$ |$L$t$ D$0D$ $
@ zt# zt,@ ztZ zt_ z] D$ el$ |$L$T$D$D$ $t zt ztƀ zt zt zt6 D$hztD$hD$dz D$D$hT$T$dl$$|$ D$eL$ T$ D$D$ $褳CṯtɱztбztDŽ$ zt DŽ$ D$|ztD$|@D$xztD$xD$tztD$t/D$pztD$p,D$ltD$l
D$hz$ tD$hI D$ḏtD$dɱ к$ ztDŽ$ zg l$Ll$|L$@$ T$$ D$ el$8l$tL$<L$x|$Ht$Dl$0l$lL$4L$pT$D$l$(l$hL$,$ D$ $l$ $ L$$L$dl$zL$ ѱC tztztLztpzt; DŽ$ zt DŽ$ в@DŽ$ zt DŽ$ DŽ$ zt DŽ$ DŽ$ zt DŽ$ D$|ztD$|D$xztD$xLD$tztD$t? D$pztD$pP@D$lztD$l|ĀD$hztD$hԣ D$dztD$dl$L$ L$@$ T$<$ D$ el$4l$|L$8$ T$0T$x|$Hl$(l$pL$,L$tT$$T$lt$Dl$ l$dL$ L$hT$D$l$L$D$ $C C$1DŽ$ zT$l1ҨT$p1ҨT$t1ҨT$x1Ҩ T$|1Ҩ@$ 1Ҩ$ t DŽ$ aztizto DŽ$ zt DŽ$ @ztxĀD$dztD$d~L$DL$l$ D$ eT$L$@L$pl$$l$d|$ t$ L$<L$tl$D$<D$ L$8L$x$L$4L$|L$0$ L$,$ L$($ L$莮C(D$D$ D$ e$jC,zȩ tD$ ezL$T$D$D$ $%C0tzt?ztkzt D$|ztD$|@D$xztD$xD$tztD$tгD$pztD$pD$lztD$lĥD$hztD$hD$dztD$d Ā $ ztl$Dl$xL$8L$|T$D$ el$0l$pL$4L$tt$<z|$@l$(l$hL$,L$lT$D$0l$ $ L$$L$dD$ $l$L$ 贬C4tzt4tնT$½zD$ e t$ L$T$D$D$ $KC8tztztztҴ@$ ztDŽ$ zt DŽ$ DŽ$ zt DŽ$ D$|ztD$|ԤD$xztD$xD$tztD$tD$pztD$p& D$lztD$l>@D$hztD$hYĀD$dztD$d\L$<$ l$H$ T$4$ D$ eL$8L$|l$0l$xT$,T$t|$DL$(L$pl$$l$lT$ T$ht$@L$ L$dl$zT$D$L$D$ $薪C<trztzt!tdzt zt4@DŽ$ zt DŽ$ %DŽ$ zt DŽ$ ;D$|ztD$|D$xztD$xD$tztD$tD$pztD$pMD$lztD$l D$hztD$h @D$dztD$dhĀDŽ$ zt DŽ$ ~l$L$ L$<L$|T$8$ D$ el$4l$xL$,L$pT$0T$t|$Hl$(l$lL$ L$dT$$T$ht$Dl$ $ \$@T$L$l$D$lD$ $ШĜ 1[^_]Ív eD$* D$ $D$ 軩 e^ D$ D$ $D$ 舩eD$ D$ $D$ cv @%tD$PT$t$ D$|D$eD$ $?M D$ eD$D$ $货 :t.N ƀ tJD$eL$T$ D$DD$ $_^ CD$C D$̧D$ D$ e$+s$ tU<` ztD$eT$ |$L$t$ D$0D$ $諦 t_@ ztZ zt_ ztiD$ eL$T$D$D$ $D zto zty zt ztƀ zt D$lztD$l D$hztD$hD$dztD$dD$D$lL$ L$dT$ T$hl$(D$e|$$T$L$ D$ȨD$ $PCṯtɱztбztDŽ$ zt DŽ$ DŽ$ zt DŽ$ @D$|ztD$|D$xztD$x/D$tztD$t,D$ptD$p
D$lz$ tD$lI D$ẖtD$hɱ к$ ztc D$dztD$dl$L$ L$@$ D$ e|$Hl$<l$|L$8L$xt$DT$l$4l$tL$0L$pD$D$ l$,$ L$(L$l$l$$l$hL$ $ l$ l$dL$l$zsC tztztLztp ztв@DŽ$ zt DŽ$ DŽ$ zt DŽ$ DŽ$ zt DŽ$ D$|ztD$|D$xztD$xD$tztD$t,D$pztD$p? D$lztD$lPĀD$hztD$hԣ D$dztD$dT$8$ l$H$ L$<$ D$ eT$4T$|l$,l$tL$0L$x|$DT$(T$pl$ l$hL$$L$lt$@T$ T$dl$hL$D$ЩT$D$ $踡C C$D$ D$ D$ e$茡C,D$TD$ D$ e$hC0tdztzt?ztkzt D$lztD$l@D$hztD$hD$dztD$dгl$,l$hL$ L$lT$ T$dD$ el$z|$(t$$L$T$D$D$ $薠C4tzt8zttdD$\ztD$\\ D$|ztD$|@D$xztD$xD$tztD$t 1$ 1$ 1$ 1$ D$pztD$p1 D$lztD$lE@D$hztD$h]ĀD$dztD$duL$@L$\T$xl$Ll$|D$ eL$<L$tT$4$ l$8l$p|$HL$0$ T$,$ l$ l$dt$DL$($ T$$T$ll$zD$ܪL$ L$hT$D$ $L$ޞC8tztztztҴT$|ztD$xztD$xԤD$tztD$tD$pztD$pD$lztD$l& D$hztD$h>@D$dztD$dYL$0L$|l$<l$xT$(T$tD$ eL$,L$pl$$l$lT$ T$h|$8L$ L$dl$zt$4T$L$D$xD$ $薝C<trztztzt zt4ztD$lztD$lD$hztD$hD$dztD$d D$pztD$p l$4l$lL$$L$dT$ T$hD$ el$ l$p|$0t$,\$(l$T$L$D$ȫD$ $薜Ĝ 1[^_]ÐeD$* D$ $D$ 胝 D$dfv i eD$ D$ $D$ 3Y DŽ$ TeD$ D$ $D$ xlD$t\$\t$`|$dl$hpxt ؋t$`\$\|$dl$hlÍ P @ T$LD$8D$ fD$8e\$ $@< eD$- D$ $ԼD$ *f% m , eD$$ D$ $D$ ߛfD$H& @t tttD$<tD$<D$@tD$@D$DtD$D\$HD$D$<T$ T$@L$ \$(\$DD$eT$l$$\$ D$D$ $\$8eD$4D$ \$ $ eD$' D$ $HD$ 譚t& % eD$' D$ $D$ ptD$ eD$D$ $ f|$8 D$@t @t tttD$8tD$8D$<tD$<D$D$8\$@T$T$<l$ D$e\$$1ۉL$ T$ D$ D$ $_<eD$) D$ $xD$ M< v?T$LB t+eD$ D$ $%D$ UeD$ D$ $ D$ * $$& $D$@v D$Hv eD$, D$ $D$ s eD$( D$ $D$ C eD$) D$ $D$ f eD$( D$ $D$ 6 eD$* D$ $hD$ 賗 eD$5 D$ $D$ 胗 eD$, D$ $`D$ S eD$- D$ $0D$ # eD$: D$ $D$ ~ eD$) D$ $D$ ÖN eD$( D$ $D$ 蓖 eD$* D$ $pD$ c eD$: D$ $D$ 3 eD$@ D$ $TD$ eD$; D$ $D$ ӕ eD$% D$ $D$ 裕v eD$, D$ $D$ sF eD$) D$ $D$ C eD$$ D$ $lD$ eD$% D$ $XD$ eD$- D$ $D$ 賔 eD$) D$ $,D$ 胔 eD$ D$ $,D$ S $ $ \$|$ $ Ft%\$|$ $ $ Č f- f= e^ D$ D$ $D$ 訓eD$ D$ $D$ 胓v @t t tƀ t@ D$XUtD$X D$\/tD$\% D$T/tD$T+D$ D$XT$ T$\l$(L$$D$D$TT$t$ D$ D$eD$ $茑 t t> t 6t P tD$el$L$T$ D$D$ $sN tQ ^tcD$eT$t$ D$8D$ $覐 Ut > t@6t tD$eL$D$T$ D$D$ $$s t @ t D$L tD$L D$X tD$X D$\tD$\ T$Tt t D$T tD$T D$` tD$` D$d tD$d D$h tD$h D$l tD$lT$LD$$D$Tl$8L$4T$0T$XD$ D$dt$ D$XT$,T$\D$D$lD$ T$(T$`D$eT$ T$h$T$蟎 z t t D$ eD$pD$ $8C D$D$ D$ e$CD$D$ D$ e$CD$D$ D$ e$̍CD$<D$ D$ e$訍s @ t t tD$eL$T$t$ D$pD$ $Bv3 tD$ eD$(D$ $
C D$XD$ D$ e$C$D$D$ D$ e$C(D$D$ D$ e$螌C,D$D$ D$ e$zS0tt` D$ eD$(D$ $51F<`/b& z dt] ku @ xurD$X> t@6tŀ tD$D$XL$ T$l$ D$eD$xD$ $ ltrD$Xq^EuE`E\VS$et$4D$ D$ D$ $^ 蟋eD$ D$ $D$ zF D$xD$ D$D$eD$ $&CD$D$ D$D$eD$ $CD$D$ D$D$eD$ $辉C D$D$ D$D$eD$ $芉CD$D$ D$D$eD$ $VCD$D$ D$D$eD$ $"CD$D$ D$D$eD$ $C@D$D$ @ D$D$eD$ $躈CDD$D$ D D$D$eD$ $膈CHD$D$ H D$D$eD$ $RCLD$D$ L D$D$eD$ $ CPD$D$ P D$D$eD$ $CTD$ D$ T D$D$eD$ $趇 D$D$ D$D$eD$ $ D$!D$ D$D$eD$ $H D$+D$ D$D$eD$ $ D$3D$ D$D$eD$ $چ D$<D$ D$D$eD$ $裆4 D$ED$ 4 D$D$eD$ $lD D$ND$ D D$D$eD$ $5H D$VD$ H D$D$eD$ $ D$]D$ D$D$eD$ $Dž$1[^ÐUWVS $ $ BD$e$ D$躅$ 辆F0D$0F,D$,F(D$(F$D$$F D$ F D$ FD$FD$FD$F D$ FD$ $ D$MD$v$ 9$ XtK1ېD4\$D$$ D$ 9 v!uD$z$ 뾍 D$$ ̄NtM1ۍv \$D$$ D$ 蚄;^s uD$z$ |fD$z$ dVtm4 1۽VUUU\$D$|$ D$$ (;^s3؋4 )R9uD$z$ 뤍t& $ 0 D$$ D$躃$ 辄ClD$pChD$lC\D$hCXD$dC(D$`C$D$\CLD$XCHD$TCDD$PC@D$LC<D$HC8D$DC4D$@C0D$<CTD$8CPD$4C D$0C D$,CdD$(C`D$$C D$ CD$ CD$CD$CD$CD$ D$$ D$ڂ $ , ʃ$ B % t}G_D$
$ D$~$ 肃C(D$(C$D$$C D$ C D$ CD$CD$C,D$CD$ GD$4$ D$ Č 1[^_]fCpD$$ D$$ B ;G_D$$ D$Ł$ ɂCD$CD$ GD$$ D$荁$ B G_D$$ D$]$ aCD$ GD$$ D$,$ B }\t$Pt$d\$L|$Tl$X~t\$Lt$P|$Tl$X\fe^ D$ D$ $D$ 萁eD$ D$ $D$ kF @t/t%D$ edL$T$D$D$ $Ct]Āku@r tNtQD$ e t$|$ T$L$D$0D$ $s$ t t t t t t D$4 tD$4 D$8 tD$8 D$< tD$<D$ D$4t$ l$,|$(D$D$8L$$T$ D$D$D$<D$ D$e$u~ t t D$ eD$pD$ $)~C8D$D$ D$ e$~C<D$D$ D$ e$}C@D$D$ D$ e$}CDD$DD$ D$ e$} tD$ eT$D$xD$ $`} D$D$ D$ e$9} D$ D$ D$ e$} D$@D$ D$ e$| D$tD$ D$ e$|1t& x T lS(\$4u4t%\$eL$ D$D$ $K|([Í D$0D$ʍ UWVS e$ D$ D$ D$ $ }eD$ D$ $D$ |$ B D$dD$ D$ e${$ A
t
teL$T$ D$D$ $\{$ F
CD$D$ D$ e$'{CD$h|) @҃⦃d D$TtD$T D$XtD$X D$\tD$\? L$xD$`tD$`zĀ D$l@Z D$p D$|D$tpxtp
t ptxptxD$dNtD$dJD$hT$DT$TL$L$d|$ D$HD$XT$@T$\L$ l$ D$<D$xT$8T$`t$D$D$4D$lT$0T$pD$ D$,D$|T$(T$tD$$eT$ $}yCD$$D$ D$ e$YyC D$XD$ D$ e$5yC t t t te|$t$L$T$ D$D$ $xC 8 CD$ D$ D$ e$xC D$ $ D$ $C D$ $C D$ $C D$ $Cw D$ $CV@ D$ $C5' D$ $C5 D$ $CE D$ $CM D$ $CY D$ $Ce D$ $Con D$ $CN @ D$ $C- D$ $C D$ $C D$ $C D$ $C D$ $C D$ $Cg D$ $CF D$ $C%CD$TD$ D$ e$u D$?$pC D$?$pC D$?$pC D$?$pC} D$?$pC\ D$?$pC;@ D$?$pC' D$?$pC5 D$?$pCE D$?$pCM D$?$pCY D$?$pCue D$?$pCTn D$?$pC3 @ D$?$pC D$?$pC D$?$pC D$?$pC D$?$pC D$?$pCm D$?$pCL D$?$pC+ D$?$pC
CD$D$ D$ e$frxCtpD$ eD$HD$ $5rC D$D$ D$ e$rC$D$D$ D$ e$qC$D$Tx p ' @xtp D$PxtD$Pp xtpɺ t f t$T?D$ ? D$ eL$t$,t$PL$T$ |$(t$$l$ D$$D$ $*qC0D$D$ D$ e$qC4D$8D$ D$ e$pC4D$T. p @.t% .t% .t%ɺ t f >L$TD$D$ eL$$T$|$ t$ l$D$lD$ $:pC<D$D$ D$ e$pC<xtpxtpeL$T$ D$HD$ $oC= C@D$D$ D$ e$oC@( P x @ @ h @ 0 X @H p CDxD$D$ D$ e$nCD# @xtp xtp tz% D$ e|$ t$L$T$D$D$ $2nCF@( CHD$D$ D$ e$nCHD$lxi @.t% .t% .t% .t% .t% D$T.tD$T% D$X.tD$X% D$\.tD$\% @ D$`.tD$`% D$dxtD$dp D$hxtD$hpD$lL$(L$XT$$T$Tt$,t$\D$8D$`L$ L$hT$ T$dt$D$eL$ T$l$4|$0D$D$ $lCLD$D$ D$ e$l$ VC CPD$D$ D$ e$OlCP CTD$<D$ D$ e$ lCXD$pD$ D$ e$kC\D$D$ D$ e$kC\m 5 C`xD$D$ D$ e$kC`D$dD$ D$ e$xkCdD$,D$ D$ e$TkCdD$dD$ D$ e$0kChD$`D$ D$ e$ kChD$dD$ D$ e$jClD$D$ D$ e$jClD$dD$ D$ e$jCpD$D$ D$ e$|jCpD$dD$ D$ e$XjCtD$D$ D$ e$4jCtD$dD$ D$ e$jCxD$0D$ D$ e$iCxD$dD$ D$ e$ie$
D$jeD$ D$ $vD$ jeD$ D$ $D$ j D$dD$ D$ e$Bi % ঃdtpttD$e|$t$L$ D$D$ $h @ ĀZ D$D$ D$ e$~h Ātz@tz tztztz@D$PtD$Pz D$TtD$TzD$XtD$XzD$\tD$\D$Pt$$t$\L$ L$XT$ T$TD$el$,|$(T$L$t$ D$DD$ $g D$D$ D$ e$Tg D$D$ D$ e$-g Љ% L$ L$D$D$Ћ
D$D$ ЉD$ e$f D$\D$ D$ e$f D$D$ D$D$ e$f @\ $ x ? Ā D$D$ D$ e$f D$D$ D$D$ e$e s @; X @ Ā D$xD$ D$ e$ae tztztztze|$t$L$T$ D$D$ $d
D$\D$ D$ e$d D$D$ D$ e$d t7tztйZ
tD$el$ |$t$L$ D$D$ $ d @_ ' t& J D$(D$ D$ e$cx tpD$ epD$D$ $c D$\D$ D$ e$Zc @t? pt?pt?pt?pt?D$PptD$P?D$Pl$ |$ t$D$ eL$T$D$D$ $b D$xD$ D$ e$b D$D$ D$ e$`b D$dD$ D$ e$8b D$D$ D$ e$b D$dD$ D$ e$a D$D$ D$ e$a tF\tOxtptk{trD$PxtD$PpT$eT$Pl$ |$ t$L$T$ D$HD$ $)a D$ D$ D$ e$` ҃u ptFtz D$D$ eT$ L$ |$t$D$@D$ $o` D$D$ D$ e$H` xtpptxtQ 7uD$TkD$PxNeD$ D$ $,D$ `1 D$TD$PpptxptxL$ eL$Tt$t$PT$$l$L$ t$|$ D$D$ $V_ @t%eD$ D$ $D$ H`e$
D$S`eD$ D$ $D$ `eD$ D$ $D$ _ D$D$ D$ e$^ D$D$ D$ e${^ D$,D$ D$ e$T^ D$`D$ D$ e$-^Č 1[^_]Åt<D$p(& D$loD$lbt& D$p(D$|D$txiv 7 D$p뾍 eD$ D$ $D$ ^ eD$ D$ $D$ [^ eD$ D$ $D$ +^ eD$ D$ $D$ ]# eD$ D$ $D$ ] eD$ D$ $D$ ] eD$$ D$ $D$ k]C@eD$% D$ $D$ ;]C@eD$' D$ $ D$ ]C@`eD$' D$ $HD$ \C@8eD$ D$ $]D$ \C@ eD$& D$ $pD$ {\C@@eD$& D$ $D$ K\C@eD$& D$ $D$ \C@eD$& D$ $D$ [C@peD$# D$ $D$ [C@HeD$$ D$ $4D$ [C@ eD$ D$ $xD$ U[C@ @ eD$ D$ $D$ "[C@ eD$ D$ $\D$ ZC@ eD$ D$ $|D$ ZC@ eD$ D$ $D$ ZC@ XeD$ D$ $D$ VZC@ 0eD$ D$ $D$ #ZC@ eD$ D$ $D$ YC@ eD$ D$ $D$ YC@ @eD$ D$ $D$ YC@eD$ D$ $0D$ ZYft& eD$% D$ $tD$ +Y? eD$$ D$ $lD$ X eD$ D$ $D$ X eD$ D$ $D$ X qeD$ D$ $D$ kX 9eD$ D$ $D$ ;X eD$ D$ $<D$ X eD$ D$ $'D$ W) eD$ D$ $TD$ W eD$ D$ $qD$ {W eD$ D$ $[D$ KW xeD$ D$ $@D$ W ?eD$& D$ $,D$ V eD$& D$ $D$ V eD$$ D$ $D$ V eD$$ D$ $D$ [V ]eD$ D$ $'D$ +V eD$ D$ $`D$ U eD$ D$ $D$ U XeD$ D$ $D$ U eD$) D$ $4D$ kU eD$) D$ $D$ ;U eD$' D$ $D$ U teD$' D$ $D$ T <eD$ D$ $D$ T eD$ D$ $D$ {T eD$ D$ $D$ KT| eD$ D$ $D$ T <eD$ D$ $D$ S eD$" D$ $D$ S eD$ D$ $MD$ S eD$ D$ $D$ [SC\fv , D$(( D$$$ D$ D$ D$ D$ D$ D$ D$ D$ e$QK D$T%v D$Tpv D$hwv D$lpv p eD$& D$ $D$ cR& ' WVS t$4F~= eD$
D$ $1D$ ReD$ D$ $?D$ QV 1tF11ۍ WD$eVD$OD$ T$ $PF 9w1 [^_Ðt& D$ `eD$ D$D$ $GPUWVS,D$D\$@xp C$D$D$$ KP\$1D$$ 1PD$$ Pt& ^D$$ D$Ou$
0P2t& D^D$$ D$O \tD݃uˉ\$D$$ OD^D$$ D$sO\u$
0۽d {O6nD$$ D$<O|$ q MD$ u\$D$$ NnD$$ D$N ~$
N . 1۽ 6t& nD$$ D$N|$ 9~ND$ uĉ D$D$$ TNnD$$ D$5N9 $
^6NFD$,$ D$M~f @ > b 6 ǀ
@ Z .
$
MMCD$\$ D$M{ @
U
)
@ y M ! $
LCD$$ D$dL{f @ h <
ǀ `
@ 4
X / $
KC
D$$ D$K{
fJ @ s G ǀ @ k ? $
JCD$$ D$J{f @ Z . ~ R ǀ & @ v J $
JC D$ $ D$ICPD$H$ D$ICRD$t$ D$ICTD$$ D$yICVD$$ D$]I D$$ D$>I f=$&
f=&&
f='&fC
f=(& $I $
H
& $
H~& $
H& $
HZ& f=!&
f=#&
f= $u$bI v T$D$$ $ 0H D$$ f T$ D$G D$T $ D$G D$ $ D$G$
G D$ $ D$G @ `
t
ƀ
$
?GCD$ $ D$GC$D$$ D$FC&D$4$ D$Fs&f
f tD$"$ F$
FC.D$d$ D${FC0D$$ D$_FC>D$$ D$CFC@D$$ D$'FCFD$$ D$ F,1[^_]ÐD$$ E& D$$ E& D$$ E& D$$ Eq& D$$ lEE& D$$ LE& D$$ ,E& D$$ E& D$$ D& D$$ Di& D$$ D=& D$$ D& D$$ lD& D$$ LD& D$$ ,D& D$$ D)& D$w$ C & D$q$ C& D$i$ C& D$b$ C|& D$Z$ lCP& D$Q$ LC$& D$I$ ,C& D$@$ C& D$8$ B& D$1$ Bt& D$+$ BH& D$"$ B & D$$ lB& D$$ LB& D$$ ,Bc& D$$ B7& D$$ A & D$$ A& D$$ A& D$$ A& D$$ lA[& D$$ LA/& D$$ ,A& D$$ A& D$$ @& D$$ @& D$$ @& D$$ @& D$$ l@& D$$ L@& D$|$ ,@n& D$u$ @B& D$n$ ?& D$g$ ?& D$`$ ?& D$Y$ ?& D$R$ l?f& D$L$ L?& D$$ ,?& D$F$ ?& D$@$ >& D$:$ >a& D$4$ >5& D$$ > & D$.$ l>& D$($ L>& D$$ ,>& D$"$ >Y& D$ $ =-& D$$ =& D$$ =& D$
$ =& $f> $=l> D$$ <= & D$ $ =& D$$ < D$$ <ƀ xD$$ < dD$$ < PD$$ |<7& D$$ \<& D$$ <<& D$$ <& D$$ ;N& D$$ ;& D$$ ;$< W& $Q< 8$~< $&l< Ѓ|l$xz\$lt$p|$ttzt?ztiztFztM D$LztD$LV@D$PztD$P_D$TztD$TgD$XztD$Xp@D$\ztD$\wfzxtD$Ll$4|$0t$,D$ D$P\$(L$$T$ D$ D$TD$D$ D$D$XD$D$\D$e$9\$lt$p|$tl$x|Ív 념UWVS|d$ NL^ | 9
dduN9HtSuP9@ `e[ D$ D$ $D$ e:|[^_]ød 1& t,d9uσuv eT$ D$,D$ $8FD$ FD$ FD$FD$F
D$F D$dD$ D$ e$8C D$CD$D$ D$ e$_8
D$g
D$gD$ou CD$CD$D$ D$ e$8C$D$C D$D$ D$ e$7C,D$C(D$HD$ D$ e$7o1 C0D$dD$ D$ e$7VBT$C4T$\D$D$ D$ e$\7T$\t}ztztD$`ztD$`D$hztD$hD$D$`L$D$D$ D$D$hD$ e$6FCzD$`tt-D$htD$h-D$hL$T$D$ D$D$`D$ D$ e$e6 C<D$D$ D$ e$76C< C>D$ D$ D$ e$ 6C>CL% D$CHD$CDD$FLD$L D$ D$ e$5F^D$F]D$F\D$$
D$ D$ e$5)
FdD$|D$ D$ e$V5C\D$ D$ D$ e$15FjD$D$ D$ e$ 5C`D$D$ % D$ eT$$4CdD$8D$ % D$ eT$$4ChD$D$ % D$ eT$$v4ClD$ D$ % D$ eT$$D4CpD$D$ % D$ eT$$4CtD$ D$ D$ e$3 C|D$CxD$0D$ D$ e$3 |$g I D$D$ D$ e$t3 D$( D$$ D$ D$ D$ D$ D$ D$PD$ D$ e$2 D$H D$D D$@ D$< D$8 D$4 D$0 D$, D$( D$$ D$ D$ D$ D$ D$ D$,D$ D$ e$B2 D$( D$$ D$ D$ D$ D$ D$ D$D$ D$ e$1 G' D$D$ D$ e$1 fC0D$,D$ D$ e$\1
C D$CD$CD$CD$|D$ D$ e$1C,D$C(D$C$D$C D$TD$ D$ e$0& S|$o fu 4 eD$D$ |$ $0 @ u ? 1D$DD$ ʃT$ T$ D$eT$L$ $/ D$ D$D$ D$ e$/ D$D$ D$ e$/|$g B D$PD$ D$ e$`/FbD$FaD$F`D$F_D$
D$ D$ e$ /CXD$ D$ D$ e$.C\D$ D$ D$ e$.CdD$C`D$< D$ D$ e$.ChD$ D$ % D$ eT$$x.FxD$
D$ D$ e$S. D$ D$ D$ D$X
D$ D$ e$. D$ D$ D$ D$
D$ D$ e$- D$ D$ D$ D$ D$ D$ e$- D$ D$ D$ D$D$ D$ e$?- D$D$ T$ % D$ȁ D$eT$L$ $, D$D$ D$ e$,S8D$`D$ Ё D$eT$ $,%1
&eD$ D$ $jD$ f- eD$ D$ $TD$ <-eD$ D$ $=D$ -eD$ D$ $&D$ ,aeD$ D$ $D$ ,+eD$ D$ $D$ ,CTD$DD$ D$ e$K+FdD$|D$ D$ e$&+FeD$D$ D$ e$+FfD$D$ D$ e$*xddG D$D$ D$ e$* D$D$ D$ e$a* D$D$ D$ e$4*1& )VS$t$4F=Uf eD$ D$ $B D$ *eD$ D$ $S D$ *V 1t?1ۍt& T T$FD$d D$ D$ e$p)9^ w1$[^ÐD$ `eD$UfD$D$ $7)U8 WV S e$4 |$,|$01D$
D$ D$ k $s *eD$ D$ $ D$ )t& 9sv[D5 t$ D$ D$ $ D$e$(9wuáe7$
D$)9swt& e$
D$) 1[^_]ÐWVS1ۃ$ j), D$$ D$<(to tFރu͉\$D$ $
( D$$ D$' ue$
D$)[^_fe$
D$(w& ' SÃ$ ($ (D$!$ D$g'CD$"$ D$L'CD$0"$ D$1'C D$\"$ D$'CD$"$ D$&CD$"$ D$&[Ít& ' VS1ۃD$D$ $ & D$ D$ $ D$&t)uFD$
D$ $ D$Z&[^Ít& SÃ($ N'$ B' R B 2$
& D$"$ T$ D$% D$ #$ T$ D$% D$8#$ D$% D$`#$ T$ D$_%T$ q f h D$[ $ %t& D$e $ D$$ D$#$ D$$([Í& v-f yD$ $ $x
WD$ $ k$V D$4 $ L$7& D$& $ ,$& D$ $ $& D$ $ #& D$ $ #& D$P $ #& D$E $ #w& SӃ$$CD$p $ D$ D$Q#C D$#$ D$ CD$-#[Ð& VSӃ$ D$D$ $ "$ #C D$#$ D$ C$D$"C(D$#$ D$ C,D$"C0D$$$$ D$"C4D$L$$ D$p"C8D$x$$ D$U"$
i"D$$$ D$/"CD$$$ D$"CD$$$ D$ C D$!CD$$%$ D$!CD$P%$ D$!u8C D$%$ D$C D$ CD$!$[^Í C D$|%$ D$ CD$\!C D$%$ D$ CD$8!$[^fD$D$ $ !$[^fVSӃ$D$D$ $ $ !D$%$ D$ CD$&$ D$ CD$<&$ D$ C D$ CD$$%$ D$o CD$P%$ D$T C4D$L$$ D$9 C&D$l&$ D$ C(D$&$ D$ C,D$ u7C D$%$ D$C D$ CD$ $[^Ðt& C D$&$ D$ CD$ C D$%$ D$ CD$x $[^fVSÃB( D$D$ $ E $ I D$&$ D$ FD$ '$ D$ FD$H'$ D$ F D$t'$ D$ ;RtyF D$P($ D$ F$D$|($ D$ F(D$$$ D$x [^fD$D$ $ X [^fFD$'$ D$5 FD$'$ D$ FD$'$ D$ F D$$($ D$
VS1ۃD$D$ $ D$ $ T$ D$ u$
[^
SӃD$D$ $ B D$($ D$' CD$($ D$ CD$($ D$ C D$ )$ D$ CD$H)$ D$ CD$p)$ D$ CD$)$ D$ S S([ VS1ۃD$D$ $ ? 1t& D$ $ D$ -D$
uЃ[^fSӃD$D$ $ $ D$ '$ D$CD$H'$ D$CD$t'$ D$C D$P($ D$kCD$|($ D$PCD$$$ D$5CD$)$ D$S [ ' WVS|$$_ & q:$ $ C`D$)$ D$ChD$*$ D$ClD$D*$ D$k ( 0 @ p 1ɸ0 1ɸF ] a
q Q
A
H 1ɸ 61ɸ $
8 T
g { d1[^_Ív CdD$p*$ D$CtD$*$ D$CpD$*$ D$ fWVSt$$^ $ e$ YC`D$)$ D$.ChD$*$ D$ClD$D*$ D$1* D $ D$*$ D$ D$$+$ D$ D$T+$ D$u D$ D$+$ D$M D$+$ D$.^ D$,$ D$$ D$H,$ D$ D$l,$ D$ D$,$ D$ D$,$ D$ D$,$ D$` D$,$ D$ D$ -$ D$ D$D-$ D$ ( e@ U@
E 1ɸ0 ^1ɸF \ ]
q
t`
8 8
x1[^_Í& D$+$ D$~t& CdD$p*$ D$CtD$*$ D$jCpD$*$ D$OfWVS \$4Cs D$-D$D$-D$-$ D$ {t21ۍ DD$ ރD$-$ D$9wփ 1[^_ÐVSe\$$D$ D$ D$ $- \C D$T1D$ D$ e$CD$x1D$ D$ e$CD$1D$ D$ e$CD$1D$ D$ e$C D$1D$ D$ e$C D$2D$ D$ e$dC$D$,2D$ D$ e$@C(D$P2D$ D$ e$ C,D$t2D$ D$ e$C0D$2D$ D$ e$C4D$2D$ D$ e$C8D$2D$ D$ e$C<D$3D$ D$ e$hC@D$(3D$ D$ e$DCDD$L3D$ D$ e$ CHD$p3D$ D$ e$CLD$3D$ D$ e$CPD$3D$ D$ e$CTD$3D$ D$ e$CXD$ 4D$ D$ e$lC\D$$4D$ D$ e$HC`D$H4D$ D$ e$$CdD$l4D$ D$ e$ ChD$4D$ D$ e$ClD$4D$ D$ e$CpD$4D$ D$ e$e$
D$eD$ D$ $D$ zCtD$ .D$ D$ e$6CxD$'.D$ D$ e$C|D$C.D$ D$ e$ D$_.D$ D$ e$ D${.D$ D$ e$ D$.D$ D$ e$y D$.D$ D$ e$R D$.D$ D$ e$+ D$.D$ D$ e$ D$/D$ D$ e$
D$#/D$ D$ e$
D$?/D$ D$ e$
e$
D$eD$ D$ $[/D$ u D$4D$ D$ e$.
D$$5D$ D$ e$
D$L5D$ D$ e$ D$t5D$ D$ e$ D$5D$ D$ e$ D$5D$ D$ e$k D$6D$ D$ e$D D$j/D$ D$ e$ D$/D$ D$ e$ D$/D$ D$ e$ D$/D$ D$ e$ D$/D$ D$ e$ D$/D$ D$ e$Z D$0D$ D$ e$3 D$20D$ D$ e$ D$O0D$ D$ e$
D$L6D$ D$ e$
D$x6D$ D$ e$
D$6D$ D$ e$p
D$l0D$ D$ e$I
D$0D$ D$ e$"
D$0D$ D$ e$ D$0D$ D$ e$ D$0D$ D$ e$ D$0D$ D$ e$ D$1D$ D$ e$_ D$61D$ D$ e$8 D$6D$ D$ e$ D$6D$ D$ e$ D$,7D$ D$ e$ D$\7D$ D$ e$FD$7D$ D$ e$xe$
D$ 1[^ÐUWVSi K l$0)t)1 D$8,$D$D$4D$9r߃ [^_]
Ë $ÐUS _t _fЋu[]ÐUS [Ü Y[ -s ethtool version 6
off %s unmodified, ignoring
yes no FAIL PASS Cannot get control socket Cannot get driver information Settings for %s:
Supported ports: [ AUI BNC MII FIBRE ]
Supported link modes: 10baseT/Half 10baseT/Full 100baseT/Half 100baseT/Full 1000baseT/Half 1000baseT/Full 2500baseX/Full Supports auto-negotiation: Yes
No
Advertised link modes: 10000baseT/Full Not reported Speed: 10Mb/s
100Mb/s
1000Mb/s
2500Mb/s
10000Mb/s
%iMb/s
Duplex: Half
Full
Unknown! (%i)
Port: Twisted Pair
AUI
BNC
MII
FIBRE
PHYAD: %d
Transceiver: internal
external
Unknown!
Auto-negotiation: %s
Cannot get device settings Supports Wake-on: %s
Wake-on: %s
SecureOn password: %s%02x Cannot get message level Link detected: %s
Cannot get link status No data available
Cannot set new settings not setting speed
not setting duplex
not setting port
not setting autoneg
not setting phy_address
not setting transceiver
not setting wol
not setting sopass
Cannot set new msglvl Cannot get register dump Can't open '%s': %s
Offset Values
-------- -----
%03x: %02x Cannot dump registers Cannot get EEPROM data natsemi tg3 Offset Values
------ ------
0x%04x %02x Cannot set EEPROM data Cannot test Cannot get strings The test result is %s
The test extra info:
%s %d
Cannot identify NIC Pause parameters for %s:
Coalesce parameters for %s:
Adaptive RX: %s TX: %s
Ring parameters for %s:
Offload parameters for %s:
Cannot get device flags no offload info available
no offload settings changed
no stats available
no memory available
Cannot get stats information NIC statistics:
%.*s: %llu
online offline 2500 10000 duplex half full tp aui bnc mii fibre autoneg advertise phyad xcvr internal external wol sopass %2x:%2x:%2x:%2x:%2x:%2x --change Change generic options -a --show-pause Show pause options -A --pause Set pause options -c --show-coalesce Show coalesce options -C --coalesce Set coalesce options -g --show-ring Query RX/TX ring parameters --set-ring Set RX/TX ring parameters -k --show-offload --offload Set protocol offload -i --driver Show driver information -d --register-dump Do a register dump -e --eeprom-dump Do a EEPROM dump -E --change-eeprom Change bytes in device EEPROM -r --negotiate Restart N-WAY negotation -p --identify -t --test Execute adapter self test -S --statistics Show adapter statistics -h --help Show this help raw hex file offset length magic value rx-mini rx-jumbo adaptive-rx adaptive-tx sample-interval stats-block-usecs pkt-rate-low pkt-rate-high rx-usecs rx-frames rx-usecs-irq rx-frames-irq tx-usecs tx-frames tx-usecs-irq tx-frames-irq rx-usecs-low rx-frames-low tx-usecs-low tx-frames-low rx-usecs-high rx-frames-high tx-usecs-high tx-frames-high sg tso ufo gso lro gro 8139cp 8139too r8169 de2104x e1000 ixgb e100 amd8111e pcnet32 fec_8xx ibm_emac skge sky2 vioc smsc911x Usage:
ethtool DEVNAME Display standard information about device
ethtool %s|%s DEVNAME %s
%s driver: %s
version: %s
firmware-version: %s
bus-info: %s
Advertised auto-negotiation: Cannot get wake-on-lan settings Current message level: 0x%08x (%d)
Cannot get current device settings Cannot get current wake-on-lan settings Cannot set new wake-on-lan settings Cannot allocate memory for register dump Cannot restart autonegotiation Cannot allocate memory for EEPROM data Cannot allocate memory for test info Cannot allocate memory for strings Autonegotiate: %s
RX: %s
TX: %s
Cannot get device pause settings no pause parameters changed, aborting
Cannot set device pause parameters stats-block-usecs: %u
sample-interval: %u
pkt-rate-low: %u
pkt-rate-high: %u
rx-usecs: %u
rx-frames: %u
rx-usecs-irq: %u
rx-frames-irq: %u
tx-usecs: %u
tx-frames: %u
tx-usecs-irq: %u
tx-frames-irq: %u
rx-usecs-low: %u
rx-frame-low: %u
tx-usecs-low: %u
tx-frame-low: %u
rx-usecs-high: %u
rx-frame-high: %u
tx-usecs-high: %u
tx-frame-high: %u
Cannot get device coalesce settings no ring parameters changed, aborting
Cannot set device ring parameters Pre-set maximums:
RX: %u
RX Mini: %u
RX Jumbo: %u
TX: %u
Current hardware settings:
RX: %u
RX Mini: %u
RX Jumbo: %u
TX: %u
Cannot get device ring settings Cannot get device rx csum settings Cannot get device tx csum settings Cannot get device scatter-gather settings Cannot get device tcp segmentation offload settings Cannot get device udp large send offload settings Cannot get device generic segmentation offload settings Cannot get device GRO settings rx-checksumming: %s
tx-checksumming: %s
scatter-gather: %s
tcp-segmentation-offload: %s
udp-fragmentation-offload: %s
generic-segmentation-offload: %s
generic-receive-offload: %s
large-receive-offload: %s
Cannot set device rx csum settings Cannot set device tx csum settings Cannot set device scatter-gather settings Cannot set device tcp segmentation offload settings Cannot set device udp large send offload settings Cannot set device generic segmentation offload settings Cannot get device flag settings Cannot set large receive offload settings Cannot set device GRO settings Cannot get stats strings information [ speed 10|100|1000|2500|10000 ]
[ duplex half|full ]
[ port tp|aui|bnc|mii|fibre ]
[ autoneg on|off ]
[ advertise %%x ]
[ phyad %%d ]
[ xcvr internal|external ]
[ wol p|u|m|b|a|g|s|d... ]
[ sopass %%x:%%x:%%x:%%x:%%x:%%x ]
[ msglvl %%d ]
[ autoneg on|off ]
[ rx on|off ]
[ tx on|off ]
[adaptive-rx on|off]
[adaptive-tx on|off]
[rx-usecs N]
[rx-frames N]
[rx-usecs-irq N]
[rx-frames-irq N]
[tx-usecs N]
[tx-frames N]
[tx-usecs-irq N]
[tx-frames-irq N]
[stats-block-usecs N]
[pkt-rate-low N]
[rx-usecs-low N]
[rx-frames-low N]
[tx-usecs-low N]
[tx-frames-low N]
[pkt-rate-high N]
[rx-usecs-high N]
[rx-frames-high N]
[tx-usecs-high N]
[tx-frames-high N]
[sample-interval N]
[ rx N ]
[ rx-mini N ]
[ rx-jumbo N ]
[ tx N ]
Get protocol offload information [ rx on|off ]
[ tx on|off ]
[ sg on|off ]
[ tso on|off ]
[ ufo on|off ]
[ gso on|off ]
[ lro on|off ]
[ raw on|off ]
[ file FILENAME ]
[ raw on|off ]
[ offset N ]
[ length N ]
[ magic N ]
[ offset N ]
[ value N ]
Show visible port identification (e.g. blinking) [ TIME-IN-SECONDS ]
[ online | offline ]
ӡ' ψ ؈
/2 B X[ f8{~
ˉΉ ݉ D # 3ԙFI Whk {, Ċ XϊҊ ي % 0O0O0Onj F ̌0ьPڌ8@@N_0nptuStopped Enabled Disabled Yes No 10Mbits/ Sec 100Mbits/Sec Half Descriptor Registers
Command Registers
Interrupt Registers
Link status Register
Valid Invalid 0x00100: Transmit descriptor base address register %08X
0x00140: Transmit descriptor length register 0x%08X
0x00120: Receive descriptor base address register %08X
0x00150: Receive descriptor length register 0x%08X
0x00048: Command 0 register 0x%08X
Interrupts: %s
Device: %s
0x00050: Command 2 register 0x%08X
Promiscuous mode: %s
Retransmit on underflow: %s
0x00054: Command 3 register 0x%08X
Jumbo frame: %s
Admit only VLAN frame: %s
Delete VLAN tag: %s
0x00064: Command 7 register 0x%08X
0x00038: Interrupt register 0x%08X
Any interrupt is set: %s
Link change interrupt: %s
Register 0 auto-poll interrupt: %s
Transmit interrupt: %s
Software timer interrupt: %s
Receive interrupt: %s
0x00040: Interrupt enable register 0x%08X
Link change interrupt: %s
Register 0 auto-poll interrupt: %s
Transmit interrupt: %s
Software timer interrupt: %s
Receive interrupt: %s
Logical Address Filter Register
0x00168: Logical address filter register 0x%08X%08X
0x00030: Link status register 0x%08X
Link status: %s
Auto negotiation complete %s
Duplex %s
Speed %s
0x00030: Link status register 0x%08X
Link status: %s
0x40: CSR8 (Missed Frames Counter) 0x%08x
Start/Stop Backoff Counter
Flaky oscillator disable
Transmit buffer unavailable
Transmit jabber timeout
Receive buffer unavailable
Receive watchdog timeout
Abnormal interrupt summary
Normal interrupt summary
Network connection error
AUI_TP pin autoconfiguration
SIA PLL external input enable
Encoder input multiplexer
Serial interface input multiplexer
Collision squelch enable
Collision detect enable
Receive watchdog disable
Receive watchdog release
Special capture effect enabled
Early receive interrupt
Selected port receive activity
Non-selected port receive activity
Link partner negotiable
SIA register reset asserted
CSR autoconfiguration enabled
10base-T/AUI autosensing
0x00: CSR0 (Bus Mode) 0x%08x
%s
%s address space
Cache alignment: %s
Programmable burst length unlimited
Programmable burst length %d longwords
%s endian data buffers
Descriptor skip length %d longwords
%s bus arbitration scheme
Software reset asserted
0x18: CSR3 (Rx Ring Base Address) 0x%08x
0x20: CSR4 (Tx Ring Base Address) 0x%08x
0x28: CSR5 (Status) 0x%08x
%s Transmit process %s
Receive process %s
Link %s
Normal interrupts: %s%s%s
Abnormal intr: %s%s%s%s%s%s%s%s
0x30: CSR6 (Operating Mode) 0x%08x
%s%s Transmit threshold %d bytes
Transmit DMA %sabled
%s Operating mode: %s
%s duplex
%s%s%s%s%s%s%s Receive DMA %sabled
%s filtering mode
0x38: CSR7 (Interrupt Mask) 0x%08x
%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s 0x48: CSR9 (Ethernet Address ROM) 0x%08x
0x58: CSR11 (Full Duplex Autoconfig) 0x%08x
0x60: CSR12 (SIA Status) 0x%08x
%s%s%s%s%s%s%s AUI_TP pin: %s
0x68: CSR13 (SIA Connectivity) 0x%08x
%s%s%s%s External port output multiplexer select: %u%u%u%u
%s%s%s%s %s interface selected
%s%s%s 0x70: CSR14 (SIA Transmit and Receive) 0x%08x
%s%s%s%s%s%s%s %s
%s%s%s%s 0x78: CSR15 (SIA General) 0x%08x
%s%s%s%s%s%s%s%s%s%s 0x00: CSR0 (Bus Mode) 0x%08x
%s endian descriptors
%s
%s address space
Cache alignment: %s
Normal interrupts: %s%s%s%s%s
Abnormal intr: %s%s%s%s%s%s%s
0x38: CSR7 (Interrupt Mask) 0x%08x
%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s 0x48: CSR9 (Boot and Ethernet ROMs) 0x%08x
Select bits: %s%s%s%s%s%s
Data: %d%d%d%d%d%d%d%d
0x50: CSR10 (Boot ROM Address) 0x%08x
0x58: CSR11 (General Purpose Timer) 0x%08x
%s Timer value: %u cycles
0x60: CSR12 (SIA Status) 0x%08x
Link partner code word 0x%04x
%s NWay state: %s
%s%s%s%s%s%s%s%s%s%s%s 0x68: CSR13 (SIA Connectivity) 0x%08x
SIA Diagnostic Mode 0x%04x
%s
%s%s 0x70: CSR14 (SIA Transmit and Receive) 0x%08x
%s%s%s%s%s%s%s%s%s%s %s
%s%s%s%s 0x78: CSR15 (SIA General) 0x%08x
%s%s%s%s%s%s%s%s%s%s%s%s %s port selected
%s%s%s 16-longword boundary alignment 32-longword boundary alignment Transmit automatic polling every 200 seconds Transmit automatic polling every 800 seconds Transmit automatic polling every 1.6 milliseconds Bus error: (unknown code, reserved) Counter overflow
No missed frames
%u missed frames
Diagnostic Standard Round-robin RX-has-priority Big Little fail RxOK TxNoBufs TxOK FD_Short AUI_TP RxTimeout RxStopped RxNoBufs TxUnder TxJabber TxStop Hash Perfect en dis Hash-only Filtering
Pass Bad Frames
Inverse Filtering
Promisc Mode
Pass All Multicast
Forcing collisions
Back pressure enabled
Capture effect enabled
Transmit interrupt
Transmit stopped
Transmit underflow
Receive interrupt
Receive stopped
AUI_TP pin
Full duplex
Link fail
System error
AUI TP Autopolarity state
PLL self-test done
PLL self-test pass
PLL sampler low
PLL sampler high
SIA reset
CSR autoconfiguration
10base-T APLL start
Input enable
Enable pins 1, 3
Enable pins 2, 4
Enable pins 5, 6, 7
Encoder enable
Loopback enable
Driver enable
Link pulse send enable
Receive squelch enable
Heartbeat enable
Link test enable
Autopolarity enable
Set polarity plus
Jabber disable
Host unjab
Jabber clock
Test clock
Force unsquelch
Force link fail
PLL self-test start
Force receiver low
EarlyRx TimerExp ANC Link pass
Timer expired
ExtReg SROM BootROM Read Mode Continuous mode
Unstable NLP detected
Transmit remote fault
AUI/BNC port 10base-T port Must Be One
Autonegotiation enable
BNC GP LED1 enable
GP LED1 on
LED stretch disable
GP LED2 enable
GP LED2 on
21040 Registers
21041 Registers
not used 8-longword boundary alignment No transmit automatic polling stopped running: fetch desc running: chk pkt end running: wait for pkt suspended running: close running: flush running: queue running: wait xmit end running: read buf unknown (reserved) running: setup packet running: close desc Bus error: parity Bus error: master abort Bus error: target abort normal internal loopback external loopback unknown (not used) Compensation Disabled Mode High Power Mode Normal Compensation Mode Autonegotiation disable Transmit disable Ability detect Acknowledge detect Complete acknowledge FLP link good, nway complete Link check ԯٷDt(>HWfu>Ǹ۸/6HZH ` mm ɹڹ.MDI
MDI-X
Unknown
SCB Status Word (Lower Word) 0x%04X
RU Status: Idle
RU Status: Suspended
RU Status: No Resources
RU Status: Ready
RU Status: Suspended with no more RBDs
RU Status: No Resources due to no more RBDs
RU Status: Ready with no RBDs present
RU Status: Unknown State
CU Status: Idle
CU Status: Suspended
CU Status: Active
CU Status: Unknown State
---- Interrupts Pending ----
Flow Control Pause: %s
Early Receive: %s
Software Generated Interrupt: %s
MDI Done: %s
RU Not In Ready State: %s
CU Not in Active State: %s
RU Received Frame: %s
CU Completed Command: %s
SCB Command Word (Upper Word) 0x%04X
RU Command: No Command
RU Command: RU Start
RU Command: RU Resume
RU Command: RU Abort
RU Command: Load RU Base
RU Command: Unknown
CU Command: No Command
CU Command: CU Start
CU Command: CU Resume
CU Command: Load Dump Counters Address
CU Command: Dump Counters
CU Command: Load CU Base
CU Command: Dump & Reset Counters
CU Command: Unknown
Software Generated Interrupt: %s
---- Interrupts Masked ----
ALL Interrupts: %s
Flow Control Pause: %s
Early Receive: %s
RU Not In Ready State: %s
CU Not in Active State: %s
RU Received Frame: %s
CU Completed Command: %s
MDI/MDI-X Status: X({h8>>xxHenabled disabled reset big little 100Mb/s 10Mb/s 1000Mb/s no link config 64-bit 32-bit 133MHz 66MHz 100MHz PCI-X PCI don't pass ignored filtered accept ignore 1/4 1/2 reserved 1/8 16384 2048 1024 256 512 8192 4096 IGP M88 unknown IGP2 MAC Registers
PCI Express 0x00000: CTRL (Device control register) 0x%08X
Endian mode (buffers): %s
Link reset: %s
Set link up: %s
Invert Loss-Of-Signal: %s
Receive flow control: %s
Transmit flow control: %s
VLAN mode: %s
Auto speed detect: %s
Speed select: %s
Force speed: %s
Force duplex: %s
0x00008: STATUS (Device status register) 0x%08X
Duplex: %s
Link up: %s
TBI mode: %s
Link speed: %s
Bus type: %s
Port number: %s
TBI mode: %s
Link speed: %s
Bus type: %s
Bus speed: %s
Bus width: %s
0x00100: RCTL (Receive control register) 0x%08X
Receiver: %s
Store bad packets: %s
Unicast promiscuous: %s
Multicast promiscuous: %s
Long packet: %s
Descriptor minimum threshold size: %s
Broadcast accept mode: %s
VLAN filter: %s
Canonical form indicator: %s
Discard pause frames: %s
Pass MAC control frames: %s
Receive buffer size: %s
0x02808: RDLEN (Receive desc length) 0x%08X
0x02810: RDH (Receive desc head) 0x%08X
0x02818: RDT (Receive desc tail) 0x%08X
0x02820: RDTR (Receive delay timer) 0x%08X
0x00400: TCTL (Transmit ctrl register) 0x%08X
Transmitter: %s
Pad short packets: %s
Software XOFF Transmission: %s
Re-transmit on late collision: %s
0x03808: TDLEN (Transmit desc length) 0x%08X
0x03810: TDH (Transmit desc head) 0x%08X
0x03818: TDT (Transmit desc tail) 0x%08X
0x03820: TIDV (Transmit delay timer) 0x%08X
PHY type: %s
addr_low 0x%04lx: %-16s 0x%08x
addr_high hash_table_high hash_table_low r_des_start x_des_start r_buff_size ecntrl ievent imask ivec r_des_active x_des_active mii_data mii_speed r_bound r_fstart x_fstart fun_code r_cntrl r_hash x_cntrl MAL%d Registers
TX|
CTP%d = 0x%08x
RX| RCBS%d = 0x%08x (%d) EMAC%d Registers
IPCR = 0x%08x
ZMII%d Registers
RGMII%d Registers
FER = %08x SSR = %08x
TAH%d Registers
CFG = 0x%08x ESR = 0x%08x IER = 0x%08x
TX|CASR = 0x%08x CARR = 0x%08x EOBISR = 0x%08x DEIR = 0x%08x
RX|CASR = 0x%08x CARR = 0x%08x EOBISR = 0x%08x DEIR = 0x%08x
MR0 = 0x%08x MR1 = 0x%08x RMR = 0x%08x
ISR = 0x%08x ISER = 0x%08x
TMR0 = 0x%08x TMR1 = 0x%08x
TRTR = 0x%08x RWMR = 0x%08x
IAR = %04x%08x
LSA = %04x%08x
IAHT = 0x%04x 0x%04x 0x%04x 0x%04x
GAHT = 0x%04x 0x%04x 0x%04x 0x%04x
VTPID = 0x%04x VTCI = 0x%04x
IPGVR = 0x%04x STACR = 0x%08x
OCTX = 0x%08x OCRX = 0x%08x
FER = %08x SSR = %08x
SMIISR = %08x
REVID = %08x MR = %08x TSR = %08x
SSR0 = %08x SSR1 = %08x SSR2 = %08x
SSR3 = %08x SSR4 = %08x SSR5 = %08x
0x00000: CTRL0 (Device control register) 0x%08X
Link reset: %s
VLAN mode: %s
0x00010: STATUS (Device status register) 0x%08X
Link up: %s
Bus type: %s
Bus speed: %s
Bus width: %s
0x00100: RCTL (Receive control register) 0x%08X
Receiver: %s
Store bad packets: %s
Unicast promiscuous: %s
Multicast promiscuous: %s
Descriptor minimum threshold size: %s
Broadcast accept mode: %s
VLAN filter: %s
Cononical form indicator: %s
0x00120: RDLEN (Receive desc length) 0x%08X
0x00128: RDH (Receive desc head) 0x%08X
0x00130: RDT (Receive desc tail) 0x%08X
0x00138: RDTR (Receive delay timer) 0x%08X
0x00600: TCTL (Transmit ctrl register) 0x%08X
Transmitter: %s
0x00610: TDLEN (Transmit desc length) 0x%08X
0x00618: TDH (Transmit desc head) 0x%08X
0x00620: TDT (Transmit desc tail) 0x%08X
0x00628: TIDV (Transmit delay timer) 0x%08X
%s Interrupt: %s
Active Up Down Reversed Normal Not Done Not Half/Full 10/100 Advertise Force In Progress Failed Passed Accepted Rejected Reverse Masked Bypassed Free-Running Phase-Adjusted Forced Enhanced Reduced Failed or Not Run Detected Mac/BIU Registers
Reset In Progress
Rx Complete Rx Descriptor Rx Packet Error Rx Early Threshold Rx Idle Rx Overrun Tx Packet OK Tx Descriptor Tx Packet Error Tx Idle Tx Underrun MIB Service Software Power Management Event Phy High Bits Error Rx Status FIFO Overrun Received Target Abort Received Master Abort Signaled System Error Detected Parity Error Rx Reset Complete Tx Reset Complete No Interrupts Active
Interrupts %s
Wake on Arp Enabled
SecureOn Hack Detected
Phy Interrupt Received
Arp Received
Pattern 0 Received
Pattern 1 Received
Pattern 2 Received
Pattern 3 Received
Magic Packet Received
Counters Frozen
Value = %d
Internal Phy Registers
----------------------
Port Isolated
Loopback Enabled
Remote Fault Detected
Advertising 100Base-T4
Advertising Pause
Next Page Desired
Supports 100Base-T4
Supports Pause
Indicates Remote Fault
MII Interrupt Detected
False Carrier Detected
Rx Error Detected
MII Interrupts %s
MII Interrupt Pending
'Magic' Phy Registers
Address Data
------- ------
0x%02x 0x%04x
0x00: CR (Command): 0x%08x
Transmit %s
Receive %s
0x04: CFG (Configuration): 0x%08x
%s Endian
Boot ROM %s
Internal Phy %s
Phy Reset %s
External Phy %s
Default Auto-Negotiation %s, %s %s Mb %s Duplex
Phy Interrupt %sAuto-Cleared
Phy Configuration = 0x%02x
Auto-Negotiation %s
%s Polarity
%s Duplex
%d Mb/s
Link %s
0x08: MEAR (EEPROM Access): 0x%08x
0x0c: PTSCR (PCI Test Control): 0x%08x
EEPROM Self Test %s
Rx Filter Self Test %s
Tx FIFO Self Test %s
Rx FIFO Self Test %s
EEPROM Reload In Progress
0x10: ISR (Interrupt Status): 0x%08x
0x14: IMR (Interrupt Mask): 0x%08x
0x18: IER (Interrupt Enable): 0x%08x
0x20: TXDP (Tx Descriptor Pointer): 0x%08x
0x24: TXCFG (Tx Config): 0x%08x
Drain Threshhold = %d bytes (%d)
Fill Threshhold = %d bytes (%d)
Max DMA Burst per Tx = %d bytes
Automatic Tx Padding %s
Mac Loopback %s
Heartbeat Ignore %s
Carrier Sense Ignore %s
0x30: RXDP (Rx Descriptor Pointer): 0x%08x
0x34: RXCFG (Rx Config): 0x%08x
Drain Threshhold = %d bytes (%d)
Max DMA Burst per Rx = %d bytes
Long Packets %s
Tx Packets %s
Runt Packets %s
Error Packets %s
0x3c: CCSR (CLKRUN Control/Status): 0x%08x
CLKRUNN %s
Power Management %s
Power Management Event Pending
0x40: WCSR (Wake-on-LAN Control/Status): 0x%08x
Wake on Phy Interrupt Enabled
Wake on Unicast Packet Enabled
Wake on Multicast Packet Enabled
Wake on Broadcast Packet Enabled
Wake on Pattern 0 Match Enabled
Wake on Pattern 1 Match Enabled
Wake on Pattern 2 Match Enabled
Wake on Pattern 3 Match Enabled
Wake on Magic Packet Enabled
Magic Packet SecureOn Enabled
Unicast Packet Received
Multicast Packet Received
Broadcast Packet Received
0x44: PCR (Pause Control/Status): 0x%08x
Pause Counter = %d
Pause %sNegotiated
Pause on DA %s
Pause on Mulitcast %s
Pause %s
PS_RCVD: Pause Frame Received
0x48: RFCR (Rx Filter Control): 0x%08x
Unicast Hash %s
Multicast Hash %s
Arp %s
Pattern 0 Match %s
Pattern 1 Match %s
Pattern 2 Match %s
Pattern 3 Match %s
Perfect Match %s
All Unicast %s
All Multicast %s
All Broadcast %s
Rx Filter %s
0x4c: RFDR (Rx Filter Data): 0x%08x
PMATCH 1-0 = 0x%08x
PMATCH 3-2 = 0x%08x
PMATCH 5-4 = 0x%08x
PCOUNT 1-0 = 0x%08x
PCOUNT 3-2 = 0x%08x
SOPASS 1-0 = 0x%08x
SOPASS 3-2 = 0x%08x
SOPASS 5-4 = 0x%08x
0x50: BRAR (Boot ROM Address): 0x%08x
Automatically Increment Address
0x54: BRDR (Boot ROM Data): 0x%08x
0x58: SRR (Silicon Revision): 0x%08x
0x5c: MIBC (Mgmt Info Base Control): 0x%08x
Counter Overflow Warning
0x60: MIB[0] (Rx Errored Packets): 0x%04x
0x64: MIB[1] (Rx Frame Sequence Errors): 0x%02x
0x68: MIB[2] (Rx Missed Packets): 0x%02x
0x6c: MIB[3] (Rx Alignment Errors): 0x%02x
0x70: MIB[4] (Rx Symbol Errors): 0x%02x
0x74: MIB[5] (Rx Long Frame Errors): 0x%02x
0x78: MIB[6] (Tx Heartbeat Errors): 0x%02x
0x80: BMCR (Basic Mode Control): 0x%04x
%s Duplex
Port is Powered %s
Auto-Negotiation %s
%d Mb/s
Auto-Negotiation Restarting
0x84: BMSR (Basic Mode Status): 0x%04x
Link %s
%sCapable of Auto-Negotiation
Auto-Negotiation %sComplete
%sCapable of Preamble Suppression
%sCapable of 10Base-T Half Duplex
%sCapable of 10Base-T Full Duplex
%sCapable of 100Base-TX Half Duplex
%sCapable of 100Base-TX Full Duplex
%sCapable of 100Base-T4
Jabber Condition Detected
0x88: PHYIDR1 (PHY ID #1): 0x%04x
0x8c: PHYIDR2 (PHY ID #2): 0x%04x
OUI = 0x%06x
Model = 0x%02x (%d)
Revision = 0x%01x (%d)
0x90: ANAR (Autoneg Advertising): 0x%04x
Protocol Selector = 0x%02x (%d)
Advertising 10Base-T Half Duplex
Advertising 10Base-T Full Duplex
Advertising 100Base-TX Half Duplex
Advertising 100Base-TX Full Duplex
Indicating Remote Fault
0x94: ANLPAR (Autoneg Partner): 0x%04x
Supports 10Base-T Half Duplex
Supports 10Base-T Full Duplex
Supports 100Base-TX Half Duplex
Supports 100Base-TX Full Duplex
Indicates Acknowledgement
0x98: ANER (Autoneg Expansion): 0x%04x
Link Partner Can %sAuto-Negotiate
Link Code Word %sReceived
Next Page %sSupported
Link Partner Next Page %sSupported
Parallel Detection Fault
0x9c: ANNPTR (Autoneg Next Page Tx): 0x%04x
0xc0: PHYSTS (Phy Status): 0x%04x
Link %s
%d Mb/s
%s Duplex
Auto-Negotiation %sComplete
%s Polarity
0xc4: MICR (MII Interrupt Control): 0x%04x
0xc8: MISR (MII Interrupt Status): 0x%04x
Rx Error Counter Half-Full Interrupt %s
False Carrier Counter Half-Full Interrupt %s
Auto-Negotiation Complete Interrupt %s
Remote Fault Interrupt %s
Jabber Interrupt %s
Link Change Interrupt %s
0xcc: PGSEL (Phy Register Page Select): 0x%04x
0xd0: FCSCR (False Carrier Counter): 0x%04x
0xd4: RECR (Rx Error Counter): 0x%04x
0xd8: PCSR (100Mb/s PCS Config/Status): 0x%04x
NRZI Bypass %s
%s Signal Detect Algorithm
%s Signal Detect Operation
True Quiet Mode %s
Rx Clock is %s
4B/5B Operation %s
Forced 100 Mb/s Good Link
0xe4: PHYCR (Phy Control): 0x%04x
Phy Address = 0x%x (%d)
%sPause Compatible with Link Partner
LED Stretching %s
Phy Self Test %s
Self Test Sequence = PSR%d
0xe8: TBTSCR (10Base-T Status/Control): 0x%04x
Jabber %s
Heartbeat %s
Polarity Auto-Sense/Correct %s
%s Polarity %s
Normal Link Pulse %s
10 Mb/s Loopback %s
Forced 10 Mb/s Good Link
0xe4: PMDCSR: 0x%04x
0xf4: DSPCFG: 0x%04x
0xf8: SDCFG: 0x%04x
0xfc: TSTDAT: 0x%04x
Magic number 0x%08x does not match 0x%08x
Driver: %s
Version: %s
APROM: %04x CSR%02d: BCR%02d: MII%02d: BABL CERR MISS MERR RINT IDON INTR RXON TXON TDMD STOP INIT BABLM MISSM MERRM RINTM TINTM IDONM DXSUFLO LAPPEN DXMT2PD EMBA BSWP EN124 DMAPLUS TXDPOLL APAD_XMT ASTRP_RCV MFCO MFCON UINTCMD UINT RCVCCO RCVCCOM TXSTRT TXSTRTM JAB JABM TOKINTD LTINTEN SINT SINTE SLPINT SLPINTE EXDINT EXDINTE MPPLBA MPINT MPINTE MPEN MPMODE SPND FASTSPNDE RXFRTG RDMD RXDPOLL STINT STINTE MREINT MREINTE MAPINT MAPINTE MCCINT MCCINTE MCCIINT MCCIINTE MIIPDTINT MIIPDTINTE PCnet/PCI 79C970 PCnet/PCI II 79C970A PCnet/FAST 79C971 PCnet/FAST+ 79C972 PCnet/FAST III 79C973 PCnet/Home 79C978 PCnet/FAST III 79C975 PCnet/PRO 79C976 VER: %04x PARTIDU: %04x
TMAULOOP LEDPE APROMWE INTLEVEL EADISEL AWAKE ASEL XMAUSEL PVALID EEDET CSR0: Status and Control 0x%04x
CSR3: Interrupt Mask 0x%04x
CSR4: Test and Features 0x%04x
CSR5: Ext Control and Int 1 0x%04x
CSR7: Ext Control and Int 2 0x%04x
CSR15: Mode 0x%04x
CSR40: Current RX Byte Count 0x%04x
CSR41: Current RX Status 0x%04x
CSR42: Current TX Byte Count 0x%04x
CSR43: Current TX Status 0x%04x
CSR88: Chip ID Lower 0x%04x
CSR89: Chip ID Upper 0x%04x
CSR112: Missed Frame Count 0x%04x
CSR114: RX Collision Count 0x%04x
BCR2: Misc. Configuration 0x%04x
BCR9: Full-Duplex Control 0x%04x
BCR18: Burst and Bus Control 0x%04x
BCR19: EEPROM Control and Status 0x%04x
BCR23: PCI Subsystem Vendor ID 0x%04x
BCR24: PCI Subsystem ID 0x%04x
BCR31: Software Timer 0x%04x
BCR32: MII Control and Status 0x%04x
BCR35: PCI Vendor ID 0x%04x
RxErr TxErr RxNoBuf LinkChg RxFIFO TxNoBuf SWInt TimeOut SERR %s%s%s%s%s%s%s%s%s%s%s
ERxOK ERxOverWrite ERxBad ERxGood , RESET unknown RealTek chip
%s%s%s%s
Big-endian mode
Home LAN enable
VLAN de-tagging
RX checksumming
PCI 64-bit DAC
PCI Multiple RW
RTL-8139 RTL-8139-K RTL-8139A RTL-8139A-G RTL-8139B RTL-8130 RTL-8139C RTL-8100 RTL-8100B/8139D RTL-8139C+ RTL-8101 RTL-8168B/8111B RTL-8101E RTL-8169 RTL-8169s RTL-8110 RealTek %s registers:
------------------------------
0x00: MAC Address %02x:%02x:%02x:%02x:%02x:%02x
0x08: Multicast Address Filter 0x%08x 0x%08x
0x10: Dump Tally Counter Command 0x%08x 0x%08x
0x20: Tx Normal Priority Ring Addr 0x%08x 0x%08x
0x28: Tx High Priority Ring Addr 0x%08x 0x%08x
0x10: Transmit Status Desc 0 0x%08x
0x14: Transmit Status Desc 1 0x%08x
0x18: Transmit Status Desc 2 0x%08x
0x1C: Transmit Status Desc 3 0x%08x
0x20: Transmit Start Addr 0 0x%08x
0x24: Transmit Start Addr 1 0x%08x
0x28: Transmit Start Addr 2 0x%08x
0x2C: Transmit Start Addr 3 0x%08x
0x30: Flash memory read/write 0x%08x
0x30: Rx buffer addr (C mode) 0x%08x
0x34: Early Rx Byte Count %8u
0x36: Early Rx Status 0x%02x
0x37: Command 0x%02x
Rx %s, Tx %s%s
0x38: Current Address of Packet Read (C mode) 0x%04x
0x3A: Current Rx buffer address (C mode) 0x%04x
0x3C: Interrupt Mask 0x%04x
0x3E: Interrupt Status 0x%04x
0x40: Tx Configuration 0x%08x
0x44: Rx Configuration 0x%08x
0x48: Timer count 0x%08x
0x4C: Missed packet counter 0x%06x
0x50: EEPROM Command 0x%02x
0x51: Config 0 0x%02x
0x52: Config 1 0x%02x
0x53: Config 2 0x%02x
0x54: Config 3 0x%02x
0x55: Config 4 0x%02x
0x56: Config 5 0x%02x
0x58: Timer interrupt 0x%08x
0x5C: Multiple Interrupt Select 0x%04x
0x60: PHY access 0x%08x
0x64: TBI control and status 0x%08x
0x68: TBI Autonegotiation advertisement (ANAR) 0x%04x
0x6A: TBI Link partner ability (LPAR) 0x%04x
0x6C: PHY status 0x%02x
0x84: PM wakeup frame 0 0x%08x 0x%08x
0x8C: PM wakeup frame 1 0x%08x 0x%08x
0x94: PM wakeup frame 2 (low) 0x%08x 0x%08x
0x9C: PM wakeup frame 2 (high) 0x%08x 0x%08x
0xA4: PM wakeup frame 3 (low) 0x%08x 0x%08x
0xAC: PM wakeup frame 3 (high) 0x%08x 0x%08x
0xB4: PM wakeup frame 4 (low) 0x%08x 0x%08x
0xBC: PM wakeup frame 4 (high) 0x%08x 0x%08x
0xC4: Wakeup frame 0 CRC 0x%04x
0xC6: Wakeup frame 1 CRC 0x%04x
0xC8: Wakeup frame 2 CRC 0x%04x
0xCA: Wakeup frame 3 CRC 0x%04x
0xCC: Wakeup frame 4 CRC 0x%04x
0xDA: RX packet maximum size 0x%04x
0x54: Timer interrupt 0x%08x
0x58: Media status 0x%02x
0x59: Config 3 0x%02x
0x5A: Config 4 0x%02x
0x78: PHY parameter 1 0x%08x
0x7C: Twister parameter 0x%08x
0x80: PHY parameter 2 0x%02x
0x82: Low addr of a Tx Desc w/ Tx DMA OK 0x%04x
0x82: MII register 0x%02x
0x84: PM CRC for wakeup frame 0 0x%02x
0x85: PM CRC for wakeup frame 1 0x%02x
0x86: PM CRC for wakeup frame 2 0x%02x
0x87: PM CRC for wakeup frame 3 0x%02x
0x88: PM CRC for wakeup frame 4 0x%02x
0x89: PM CRC for wakeup frame 5 0x%02x
0x8A: PM CRC for wakeup frame 6 0x%02x
0x8B: PM CRC for wakeup frame 7 0x%02x
0x8C: PM wakeup frame 0 0x%08x 0x%08x
0x94: PM wakeup frame 1 0x%08x 0x%08x
0x9C: PM wakeup frame 2 0x%08x 0x%08x
0xA4: PM wakeup frame 3 0x%08x 0x%08x
0xAC: PM wakeup frame 4 0x%08x 0x%08x
0xB4: PM wakeup frame 5 0x%08x 0x%08x
0xBC: PM wakeup frame 6 0x%08x 0x%08x
0xC4: PM wakeup frame 7 0x%08x 0x%08x
0xCC: PM LSB CRC for wakeup frame 0 0x%02x
0xCD: PM LSB CRC for wakeup frame 1 0x%02x
0xCE: PM LSB CRC for wakeup frame 2 0x%02x
0xCF: PM LSB CRC for wakeup frame 3 0x%02x
0xD0: PM LSB CRC for wakeup frame 4 0x%02x
0xD1: PM LSB CRC for wakeup frame 5 0x%02x
0xD2: PM LSB CRC for wakeup frame 6 0x%02x
0xD3: PM LSB CRC for wakeup frame 7 0x%02x
0xD4: Flash memory read/write 0x%08x
0xD8: Config 5 0x%02x
0xE0: C+ Command 0x%04x
0xE2: Interrupt Mitigation 0x%04x
TxTimer: %u
TxPackets: %u
RxTimer: %u
RxPackets: %u
0xE4: Rx Ring Addr 0x%08x 0x%08x
0xEC: Early Tx threshold 0x%02x
0xFC: External MII register 0x%08x
0x5E: PCI revision id 0x%02x
0x60: Transmit Status of All Desc (C mode) 0x%04x
0x62: MII Basic Mode Control Register 0x%04x
0x64: MII Basic Mode Status Register 0x%04x
0x66: MII Autonegotiation Advertising 0x%04x
0x68: MII Link Partner Ability 0x%04x
0x6A: MII Expansion 0x%04x
0x6C: MII Disconnect counter 0x%04x
0x6E: MII False carrier sense counter 0x%04x
0x70: MII Nway test 0x%04x
0x72: MII RX_ER counter 0x%04x
0x74: MII CS configuration 0x%04x
Address Data
---------- ----
0x%08x 0x%02x
Offset Value
------ ----------
0x%04x 0x%08x
\ H \" $ $ ( ( , , 0 0 4 4 8 8 < = @ @ D XD H H L L P R T V X Z \ ] ` ` h Hh p 4p | @~
PCI config
---------- %02x: Control Registers Addr %d %02X%c
MAC Addresses Genesis Yukon Yukon-Lite Yukon-LP Yukon-2 XL Yukon Extreme Yukon-2 EC Ultra Yukon-2 EC Yukon-2 FE (Unknown) (rev %d)
Init 0x%08X Value 0x%08X
%s (disabled)
%s
%12s address: %02X %02X Physical %-32s 0x%08X
LED
Bus Management Unit ------------------- Timer IRQ Moderation Blink Source Receive Queue 1 Sync Transmit Queue 1 Async Transmit Queue 1 Receive RAMbuffer 1 Sync Transmit RAMbuffer 1 Async Transmit RAMbuffer 1 Receive MAC FIFO 1 Transmit MAC FIFO 1 Receive Queue 2 Async Transmit Queue 2 Sync Transmit Queue 2 Receive RAMbuffer 2 Sync Transmit RAMbuffer 2 Async Transmit RAMbuffer 21 Receive MAC FIFO 2 Transmit MAC FIFO 2 Descriptor Poll
Status BMU:
-----------
Status FIFO Status level TX status ISR Rx GMAC 1 Tx GMAC 1 Rx GMAC 2 Tx GMAC 2 End Address Almost Full Thresh Control/Test FIFO Flush Mask FIFO Flush Threshold Truncation Threshold Upper Pause Threshold Lower Pause Threshold VLAN Tag FIFO Write Pointer FIFO Write Level FIFO Read Pointer FIFO Read Level Register Access Port 0x%02X
LED Control/Status 0x%08X
Interrupt Source 0x%08X
Interrupt Mask 0x%08X
Interrupt Hardware Error Source 0x%08X
Interrupt Hardware Error Mask 0x%08X
Connector type 0x%02X (%c)
PMD type 0x%02X (%c)
PHY type 0x%02X
Chip Id 0x%02X Ram Buffer 0x%02X
Test 0x%02X Control 0x%02X
Descriptor Address 0x%08X%08X
Address Counter 0x%08X%08X
Current Byte Counter %d
BMU Control/Status 0x%08X
Flag & FIFO Address 0x%08X
Control 0x%08X
Next 0x%08X
Data 0x%08X%08X
Status 0x%08X
Timestamp 0x%08X
Csum1 Offset %4d Position %d
Csum2 Offset %4d Position %d
Csum Start 0x%04X Pos %4d Write %d
Buffer control 0x%04X
Byte Counter %d
Descriptor Address 0x%08X%08X
Done 0x%04X
Request 0x%08X%08X
Csum1 Offset %4d Position %d
Start Address 0x%08X
End Address 0x%08X
Write Pointer 0x%08X
Read Pointer 0x%08X
Upper Threshold/Pause Packets 0x%08X
Lower Threshold/Pause Packets 0x%08X
Upper Threshold/High Priority 0x%08X
Lower Threshold/High Priority 0x%08X
Packet Counter 0x%08X
Level 0x%08X
Status 0x%04X
Control 0x%04X
Transmit 0x%04X
Receive 0x%04X
Transmit flow control 0x%04X
Transmit parameter 0x%04X
Serial mode 0x%04X
Control/Test 0x%08X
CSR Receive Queue 1 0x%08X
CSR Sync Queue 1 0x%08X
CSR Async Queue 1 0x%08X
CSR Receive Queue 2 0x%08X
CSR Async Queue 2 0x%08X
CSR Sync Queue 2 0x%08X
Control 0x%08X
Last Index 0x%04X
Put Index 0x%04X
List Address 0x%08X%08X
Transmit 1 done index 0x%04X
Transmit 2 done index 0x%04X
Transmit index threshold 0x%04X
Write Pointer 0x%02X
Read Pointer 0x%02X
Level 0x%02X
Watermark 0x%02X
ISR Watermark 0x%02X
GMAC control 0x%04X
GPHY control 0x%04X
LINK control 0x%02hX
!! !0!E!Z!p!!!!!!version cmd %08x = %08x
ethtool_regs
%-20s = %04x
%-20s = %04x
LAN911x Registers
index 1, MAC_CR = 0x%08X
index 2, ADDRH = 0x%08X
index 3, ADDRL = 0x%08X
index 4, HASHH = 0x%08X
index 5, HASHL = 0x%08X
index 6, MII_ACC = 0x%08X
index 7, MII_DATA = 0x%08X
index 8, FLOW = 0x%08X
index 9, VLAN1 = 0x%08X
index A, VLAN2 = 0x%08X
index B, WUFF = 0x%08X
index C, WUCSR = 0x%08X
PHY Registers
index 7, Reserved = 0x%04X
index 8, Reserved = 0x%04X
index 9, Reserved = 0x%04X
index 10, Reserved = 0x%04X
index 11, Reserved = 0x%04X
index 12, Reserved = 0x%04X
index 13, Reserved = 0x%04X
index 14, Reserved = 0x%04X
index 15, Reserved = 0x%04X
index 19, Reserved = 0x%04X
index 20, TSTCNTL = 0x%04X
index 21, TSTREAD1 = 0x%04X
index 22, TSTREAD2 = 0x%04X
index 23, TSTWRITE = 0x%04X
index 24, Reserved = 0x%04X
index 25, Reserved = 0x%04X
index 26, Reserved = 0x%04X
offset 0x50, ID_REV = 0x%08X
offset 0x54, INT_CFG = 0x%08X
offset 0x58, INT_STS = 0x%08X
offset 0x5C, INT_EN = 0x%08X
offset 0x60, RESERVED = 0x%08X
offset 0x64, BYTE_TEST = 0x%08X
offset 0x68, FIFO_INT = 0x%08X
offset 0x6C, RX_CFG = 0x%08X
offset 0x70, TX_CFG = 0x%08X
offset 0x74, HW_CFG = 0x%08X
offset 0x78, RX_DP_CTRL = 0x%08X
offset 0x7C, RX_FIFO_INF = 0x%08X
offset 0x80, TX_FIFO_INF = 0x%08X
offset 0x84, PMT_CTRL = 0x%08X
offset 0x88, GPIO_CFG = 0x%08X
offset 0x8C, GPT_CFG = 0x%08X
offset 0x90, GPT_CNT = 0x%08X
offset 0x94, FPGA_REV = 0x%08X
offset 0x98, ENDIAN = 0x%08X
offset 0x9C, FREE_RUN = 0x%08X
offset 0xA0, RX_DROP = 0x%08X
offset 0xA4, MAC_CSR_CMD = 0x%08X
offset 0xA8, MAC_CSR_DATA = 0x%08X
offset 0xAC, AFC_CFG = 0x%08X
offset 0xB0, E2P_CMD = 0x%08X
offset 0xB4, E2P_DATA = 0x%08X
index 0, Basic Control Reg = 0x%04X
index 1, Basic Status Reg = 0x%04X
index 2, PHY identifier 1 = 0x%04X
index 3, PHY identifier 2 = 0x%04X
index 4, Auto Negotiation Advertisement Reg = 0x%04X
index 5, Auto Negotiation Link Partner Ability Reg = 0x%04X
index 6, Auto Negotiation Expansion Register = 0x%04X
index 16, Silicon Revision Reg = 0x%04X
index 17, Mode Control/Status Reg = 0x%04X
index 18, Special Modes = 0x%04X
index 27, Control/Status Indication = 0x%04X
index 28, Special internal testability = 0x%04X
index 29, Interrupt Source Register = 0x%04X
index 30, Interrupt Mask Register = 0x%04X
index 31, PHY Special Control/Status Register = 0x%04X
;P ) Sl T @V V @W$ Іh P H p $ `h 0 t p ' ( )T ) * + - P.( `0t 2 3 4 5@ p5l p6 8 0= =4 H` PI RI zR | LR ABA EC0@ < R AA BAABC@
AA AAD < hTp ABA AABC0`AA AA T @ U/ AA AAFV
AA AAH L ` AB
Su "u "u "4
AAB
AA T h А AA AAC`I*
CA AAH l
CA AAF 4 8 ABC U
AD h
AG hA X R AA AAFGE
CA AAD 0
CA AAB $ T ı CpMOb
G ( | <f FN_d
A ( AA C0I CA@ T AA AAFN
CA AAC $ B C`MRS
C @ J AC0Fn
AG @ d D* AA AAFL
CA AAA 4 AA AC0D
A AAF @ 0 AA AAC@Hi
CA AAB ( $ O FLN$
D @ P AA AACMj
CA AAA , 4! AA C0D
AAB < ! AF AEAFLCA AA 4 " ABA ABC
A AAC < <# ABC A ( ` #| ABA BC p AA$ <$ ABC0
AH &X ABC PA H ' ABA BC0
AAG K
AAC [ AA 8 $ ( ABA BC0?
AAF K AA< ` H* ABA BC
AAC [
AAC ( +a ABA BC U AA + ABC A ( ,^ ABA BC R AA , ABC A 4 @ -~ AA AC D
C AAD 4 x 06 AA AC D
C AAH 0 (4 AA AC0DsC AA( 4 AA C I CA8 x?a AA AAN0JAA AA L ? ` ? p
L āo Ђ
_ h P oo o _ ƈֈ&6FVfvƉ։&6FVfv 4 e 8 e < e A e H d 4 e O e A $d U e } Hdfu Ldf Pd f u Td4f[ Xd8fc \d<f `d@fl ddfx hdf ldf pdf tdf xdf |ddfʋ dhfԋ dlf dpf dtf dxf d|f df df* df8 dfE dfS dfa dfp df~ dfu (d ,d 0d 4d 8d <d @d Dd @ ` p p x | t x @t t t 8 4 " OsPWG ethtool.debug P} .shstrtab .interp .note.ABI-tag .note.SuSE .note.gnu.build-id .gnu.hash .dynsym .dynstr .gnu.version .gnu.version_r .rel.dyn .rel.plt .init .text .fini .rodata .eh_frame_hdr .eh_frame .ctors .dtors .jcr .dynamic .got .got.plt .data .bss .comment.SUSE.OPTs .gnu_debuglink TT hh ! , $ C ā ? o , I Ђ P Q Y o J f o ` u PP ~ hh pp 0
LL @ 7 T 9 t _ _ _ _ _ _ ` `eH l 0 H N b
ACC SHELL 2018